音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

HSP48212VC-40 Datasheet

  • HSP48212VC-40

  • Digital Video Mixer

  • 61.67KB

  • 9頁(yè)

  • INTERSIL   INTERSIL

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

HSP48212
Data Sheet
May 1999
File Number
3627.2
Digital Video Mixer
The Intersil HSP48212 is a 68 pin Digital Video Mixer IC
intended for use in multimedia and medical imaging
applications.
The HSP48212 allows the user to mix two video sources
based on a programmable weighting factor. After weighting
the input data signals, the Video Mixer simply adds the two
weighted signals mathematically. This results in the mixed
output, which is a weighted sum of the two sources.
The input and output interfaces are synchronous with respect
to the input clock, simplifying the user interface requirements.
Input Data (DINA, DINB), Mix Factor (M) and control signals
(RND, TCB) may be delayed relative to each other in order to
compensate for any misalignment that may have occurred
prior to entering the HSP48212. Each input鈥檚 delay may be
independently programmed up to seven clock cycles.
The output data may be rounded to 8, 10, 12, or 13-bits. The
enabling of data onto the output data bus is under the user鈥檚
control via an output enable signal (OE).
Features
鈥?12-Bit Pixel Data
鈥?Two鈥檚 Complement or Unsigned Data
鈥?12-Bit Mix Factor
鈥?13-Bit Signed or Unsigned Three State Output
鈥?Over鏗俹w Detection and Output Saturation
鈥?Rounding to 8, 10, 12, or 13-Bits
鈥?Input and Output Pixel Data Synchronous to Clock
鈥?Programmable Pipeline Delay of up to 7 Clock Cycles for
Control of Misaligned Input Data
鈥?TTL Compatible Inputs/Outputs
鈥?DC to 40MHz Clock Rate
Applications
鈥?Video Summing (Frame Addition)
鈥?Video Mixing
鈥?Fade In/Out
鈥?Video Switching
Ordering Information
PART NUMBER
HSP48212VC-40
HSP48212JC-40
TEMP.
RANGE (
o
C)
0 to 70
0 to 70
PACKAGE
64 Ld MQFP
68 Ld PLCC
PKG. NO.
Q64.14x14
N68.95
鈥?High Speed Multiplying
Block Diagram
TCB
DELAY
0-7
DINB0-11
12
DELAY
0-7
RND0-1
2
DELAY
0-7
1-M
DELAY
0-7
SHIFT
LEFT
FORMAT
OUTPUT
M
12
危
DOUT0-12
13
DINA0-11
12
DELAY
0-7
OE
DOUT = 2 x [DINA x M + DINB x (1-M)]
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright 漏 Intersil Corporation 1999

HSP48212VC-40相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！