point to point communication.
aluminum M-Quad 80 package.
providing a 鈥渧irtual ribbon cable鈥?/div>
interface for the transmission of
data. Parallel data loaded into the
Tx (transmitter) chip is delivered
to the Rx (receiver) chip over a
serial channel, which can be
either a coaxial copper cable or
optical link.
The chip set hides from the user
all the complexity of encoding,
multiplexing, clock extraction,
demultiplexing and decoding.
Unlike other links, the phase-
locked-loop clock extraction
circuit also transparently provides
for frame synchronization - the
user is not troubled with the
periodic insertion of frame
synchronization words. In
addition, the dc balance of the
line code is automatically
maintained by the chip set. Thus,
the user can transmit arbitrary
data without restriction. The Rx
chip also includes a state-machine
controller (SMC) that provides a
startup handshake protocol for
the duplex link configuration.
The serial data rate of the T/R link
is selectable in four ranges (see
tables on page 5), and extends
from 120 Mbits/s up to 1.25
Gbits/s. The parallel data interface
is 16 or 20 bit single-ended ECL,
pin selectable. A flag bit is
available and can be used as an
extra 17th or 21st bit under the
user鈥檚 control. The flag bit can
also be used as an even or odd
frame indicator for dual-frame
transmission. If not used, the link
performs expanded error
detection.
The serial link is synchronous,
and both frame synchronization
Applications
鈥?/div>
Backplane/Bus Extender
鈥?/div>
Video, Image Acquisition
鈥?/div>
Point to Point Data Links
鈥?/div>
Implement SCI-FI Standard
鈥?/div>
Implement Serial HIPPI
Specification
5962-0049E (6/94)
573
next
HDMP-1014相關型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
Optoelectronic
ETC
-
英文版
Optoelectronic
ETC
-
英文版
FIBER OPTIC SUPPORT CIRCUIT
ETC
-
英文版
FIBER OPTIC SUPPORT CIRCUIT
ETC
-
英文版
FIBER OPTIC SUPPORT CIRCUIT
ETC
-
英文版
1.0625-1.25 GBd Single Port Bypass Circuit wirh CDR for Fibr...
ETC
-
英文版
Port Bypass Circuits for Fibre Channel Arbitrated Loop Stand...
HP [Agilen...
-
英文版
Single Port Bypass Circuit with CDR & Data Valid Detection C...
HP [Agilen...
-
英文版
Quad Port Bypass Circuit for Fibre Channel Arbitrated Loops
-
英文版
Quad Port Bypass Circuit for Fibre Channel Arbitrated Loops
HP [Agilen...
-
英文版
Quad Port Bypass Circuit for Fibre Channel Arbitrated Loops
-
英文版
Quad Port Bypass Circuit for Fibre Channel Arbitrated Loops
HP [Agilen...
-
英文版
Quad Port Bypass Circuit with CDR for Fibre Channel Arbitrat...
-
英文版
Quad Port Bypass Circuit with CDR for Fibre Channel Arbitrat...
HP [Agilen...
-
英文版
Octal Cell Port Bypass Circuit without Clock and Data Recove...
-
英文版
Octal Cell Port Bypass Circuit without Clock and Data Recove...
HP [Agilen...
-
英文版
Octal Cell Port Bypass Circuit with CDR and Data Valid Detec...
HP [Agilen...
-
英文版
AGILENT HDMP-0552 QUAD PORT BYPASS CIRCUIT WITH CDR AND DATA...
ETC
-
英文版
AGILENT HDMP-0552 QUAD PORT BYPASS CIRCUIT WITH CDR A...
ETC [ETC]
-
英文版
Receiver
ETC