音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

HD74SSTL16857 Datasheet

  • HD74SSTL16857

  • Memory Driver

  • 10頁(yè)

  • ETC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

HD74SSTL16857
14-bit SSTL_2 Registered Buffer
ADE-205-223C (Z)
4th. Edition
May 1999
Description
The HD74SSTL16857 is a 14-bit registered buffer designed for 2.3 V to 3.6 V Vcc operation and LVCMOS
reset (RESET) input / SSTL_2 data (D) inputs and CLK input.
Data flow from D to Q is controlled by differential clock pins (CLK, CLK) and the RESET. Data is triggered
on the positive edge of the positive clock (CLK), and the negative clock (CLK) must be used to maintain noise
margins. When RESET is low, all registers are reset and all outputs are low.
To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in
the low state during power up.
Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Supports LVCMOS reset (RESET) input / SSTL_2 data (D) inputs and CLK input
Differential SSTL_2 (Stub series terminated logic) CLK signal
Flow through architecture optimizes PCB layout
Meets SSTL_2 Class I and Class II specifications
Function Table
Inputs
RESET
L
H
H
H
CLK
X
鈫?/div>
鈫?/div>
L or H
CLK
X
鈫?/div>
鈫?/div>
H or L
D
X
H
L
X
L
H
L
Q
0 *1
Output Q
H:
L:
X:
鈫?/div>
:
鈫?/div>
:
Note:
High level
Low level
Immaterial
Low to high transition
High to low transition
1.Output level before the indicated steady state input conditions were established.

HD74SSTL16857相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！