HD74HCT74A
Dual D鈥搕ype Positive Edge鈥搕riggered Flip Flops
with Clear and Preset
ADE-205-290 (Z)
1st. Edition
June 1999
Description
The HD74HCT74A has independent data, preset, clear, and clock inputs Q and
Q
outputs in a 14 pin
package. The logic level present at the data input is transferred to the output during the positive going
transition of the clock pulse. Preset and clear are independent of the clock and accomplished by a low level
at the appropriate input.
Features
鈥?/div>
V
CC
= 4.5 to 5.5 V operation
鈥?/div>
Input terminal has protection diode
Function Table
Inputs
PRE
L
H
L
H
H
H
CLR
H
L
L
H
H
H
CLK
X
X
X
鈫?/div>
鈫?/div>
L
D
X
X
X
H
L
X
Outputs
Q
H
L
H
*1
H
L
Q
0
Q
L
H
H
*1
L
H
Q
0
H : High level
L : Low level
X : Immaterial
鈫?/div>
: Low to high transition
Q
0
: Level to Q before the indicated steady state input conditions were established.
Note : 1. Q and
Q
will remain high as long as preset and clear are low, but Q and
Q
are unpredictable, if
preset and clear go high simultaneously.
next
HD74HCT74A相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠(chǎng)商
下載
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...