音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

HD74HC595 Datasheet

  • HD74HC595

  • Hitachi Semiconductor [8-bit Shift Register/Latch (with 3-s...

  • 60.20KB

  • HITACHI

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

HD74HC595
8-bit Shift Register/Latch (with 3-state outputs)
Description
This device each contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage
register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift
register and the storage register. The shift register has a direct-overriding clear, serial input, and serial
output pins for cascading.
Both the shift register and storage register clocks are positive-edge triggered. If the user wishes to connect
both clocks together, the shift register state will always be one clock pulse ahead of the storage register.
Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
High Speed Operation: t
pd
(RCK to Q) = 17 ns typ (C
L
= 50 pF)
High Output Current: Fanout of 15 LSTTL Loads (Q
A
to Q
H
outputs)
Wide Operating Voltage: V
CC
= 2 to 6 V
Low Input Current: 1 碌A max
Low Quiescent Supply Current: I
CC
(static) = 4 碌A max (Ta = 25擄C)
Function Table
RCK
X
X
X
X
SCK
X
X
SCLR
X
L
H
H
G
H
X
X
X
Function
Q
A
to Q
H
high impedance
Shift register cleared Q
H
鈥?= L
Shift register clocked Q
n
= Q
n 鈥?1
, Q
A
= SER
Contents of shift register transferred to output latches

HD74HC595相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！