HD74HC195
4-bit Parallel-Access Shift Register
Description
This shift register features parallel inputs, parallel outputs, J-K serial inputs, Shift/Load control input, and a
direct overriding clear. This shift register can operate in two modes: Parallel load; shift from Q
A
towards
Q
D
.
Paralle loading is accomplished by applying the four bits of data, and taking the Shift/Load control Input
low. The data is loaded into the associated flip-flops and appears at the outputs after the positive transition
of the clock input. During parallel loading, serial data flow is inhibited. Serial shifting occurs
synchronously when the Shift/Load control input is high. Serial data for this mode is entered at the J-K
inputs. These inputs allow the first stage to perform as a J-K or toggle flip-flop as shown in the function
table.
Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
High Speed Operation: t
pd
(Clock to Q) = 13 ns typ (C
L
= 50 pF)
High Output Current: Fanout of 10 LSTTL Loads
Wide Operating Voltage: V
CC
= 2 to 6 V
Low Input Current: 1 碌A(chǔ) max
Low Quiescent Supply Current: I
CC
(static) = 4 碌A(chǔ) max (Ta = 25擄C)
next
HD74HC195相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...