音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

HD74ALVCH162831 Datasheet

  • HD74ALVCH162831

  • 1-bit 4-bit Address Register / Driver with 3-state Outputs

  • 13頁(yè)

  • HITACHI

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

HD74ALVCH162831
1-bit 4-bit Address Register / Driver with 3-state Outputs
ADE-205-195 (Z)
Preliminary
1st. Edition
March 1998
Description
This 1-bit to 4-bit address register / driver is designed for 2.3 V to 3.6 V V
CC
operation. The device is ideal
for use in applications in which a single address bus is driving four separate memory locations. The
HD74ALVCH162831 can be used as a buffer or a register, depending on the logic level of the select (SEL)
input. When
SEL
is logic high, the device is in the buffer mode. The outputs follow the inputs and are
controlled by the two output enable (OE) controls. Each
OE
controls two groups of nine outputs. When
SEL
is logic low, the device is in the register mode. The register is an edge triggered D-type flip flop. On
the positive transition of the clock (CLK) input, data set up at the A inputs is stored in the internal registers.
OE
controls operate the same as in buffer mode. When
OE
is logic low, the outputs are in a normal logic
state (high or low logic level). When
OE
is logic high, the outputs are in the high impedance state. To
ensure the high impedance state during power up or power down,
OE
should be tied to V
CC
through a
pullup registor; the minimum value of the registor is determined by the current sinking capability of the
driver.
SEL
and
OE
do not affect the internal operation of the flip flops. Old data can be retained or new
data can be entered while the outputs are in the high impedance state. Active bus hold circuitry is provided
to hold unused or floating data inputs at a valid logic level. All outputs, which are designed to sink up to
12 mA, include 26
鈩?/div>
resistors to reduce overshoot and undershoot.
Features
鈥?/div>
V
CC
= 2.3 V to 3.6 V
鈥?/div>
Typical V
OL
ground bounce < 0.8 V (@V
CC
= 3.3 V, Ta = 25擄C)
鈥?/div>
Typical V
OH
undershoot > 2.0 V (@V
CC
= 3.3 V, Ta = 25擄C)
鈥?/div>
High output current 鹵12 mA (@V
CC
= 3.0 V)
鈥?/div>
Bus hold on data inputs eliminates the need for external pullup / pulldown resistors.
鈥?/div>
All outputs have equivalent 26
鈩?/div>
series resistors, so no external resistors are required.

HD74ALVCH162831相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù)：
賣(mài)家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！