HD74AC195
4-bit Parallel-Access Shift Register
Description
This shift register features parallel inputs, parallel outputs, J-K serial inputs, Shift/Load control input, and a
direct overriding clear. This shift register can operate in two modes: Parallel load; Shift from Q
0
towards
Q
3
.
Parallel loading is accomplished by applying the four bits of data, and taking the
PE
Input low. The data is
loaded into the associated flip-flops and appears at the outputs after the positive transition of the CP input.
During parallel loading, serial data flow is inhibited. Serial shifting occurs synchronously when the
PE
input is high. Serial data for this mode is entered at the J-K inputs. These inputs allow the first stage to
perform as a J-K or toggle flip-flop as shown in the function table.
Features
鈥?/div>
Shift Right and Parallel Load Capability
鈥?/div>
J-K (D-Type) Inputs to First Stage
鈥?/div>
Complement Output from Last Stage
鈥?/div>
Asynchronous Master Reset
鈥?/div>
Outputs Source/Sink 24 mA
next
HD74AC195相關型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...