音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

HCTS109HMSR Datasheet

  • HCTS109HMSR

  • Radiation Hardened Dual JK Flip Flop

  • 9頁

  • INTERSIL   INTERSIL

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

HCTS109MS
September 1995
Radiation Hardened
Dual JK Flip Flop
Pinouts
16 LEAD CERAMIC DUAL-IN-LINE
METAL SEAL PACKAGE (SBDIP)
MIL-STD-1835 CDIP2-T16, LEAD FINISH C
TOP VIEW
RI
J1
K1
CP1
S1
1
2
3
4
5
6
7
8
16 VCC
15 R2
14 J2
13 K2
12 CP2
11 S2
10 Q2
9 Q2
Features
鈥?3 Micron Radiation Hardened SOS CMOS
鈥?Total Dose 200K RAD (Si)
鈥?SEP Effective LET No Upsets: >100 MEV-cm
2
/mg
鈥?Single Event Upset (SEU) Immunity < 2 x 10
-9
Errors/
Bit-Day (Typ)
鈥?Dose Rate Survivability: >1 x 10
12
RAD (Si)/s
鈥?Dose Rate Upset >10
10
RAD (Si)/s 20ns Pulse
鈥?Latch-Up Free Under Any Conditions
鈥?Military Temperature Range: -55
o
C
Q1
to
+125
o
C
Q1
GND
鈥?Signi鏗乧ant Power Reduction Compared to LSTTL ICs
鈥?DC Operating Voltage Range: 4.5V to 5.5V
鈥?LSTTL Input Logic Compatibility
- VIL = 0.8V Max
- VIH = VCC/2 Min
鈥?Input Current Levels Ii
鈮?/div>
5碌A(chǔ) at VOL, VOH
16 LEAD CERAMIC METAL SEAL
FLATPACK PACKAGE (FLATPACK)
MIL-STD-1835 CDFP4-F16, LEAD FINISH C
TOP VIEW
R1
J1
K1
CP1
S1
Q1
Q1
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VCC
R2
J2
K2
CP2
S2
Q2
Q2
Description
The Intersil HCTS109MS is a Radiation Hardened Dual JK
Flip Flop with set and reset. The 鏗俰p 鏗俹p changes state with
the positive transition of the clock (CP1 or CP2).
The HCTS109MS utilizes advanced CMOS/SOS technology
to achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family.
The HCTS109MS is supplied in a 16 lead Ceramic 鏗俛tpack
(K suf鏗亁) or a SBDIP Package (D suf鏗亁).
Ordering Information
PART NUMBER
HCTS109DMSR
HCTS109KMSR
HCTS109D/Sample
HCTS109K/Sample
HCTS109HMSR
TEMPERATURE RANGE
-55
o
C to +125
o
C
-55
o
C to +125
o
C
+25
o
C
+25
o
C
+25
o
C
SCREENING LEVEL
Intersil Class S Equivalent
Intersil Class S Equivalent
Sample
Sample
Die
PACKAGE
16 Lead SBDIP
16 Lead Ceramic Flatpack
16 Lead SBDIP
16 Lead Ceramic Flatpack
Die
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright 漏 Intersil Corporation 1999
Spec Number
File Number
10
518601
2141.2

HCTS109HMSR相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Radiation Hardened Quad 2-Input NAND Gate
    INTERSIL
  • 英文版
    Radiation Hardened Quad 2-Input NAND Gate
    INTERSIL [...
  • 英文版
    Radiation Hardened Quad 2-Input NAND Gate
    INTERSIL
  • 英文版
    Radiation Hardened Quad 2-Input NAND Gate
    INTERSIL [...
  • 英文版
    Radiation Hardened Quad 2-Input NOR Gate
    INTERSIL
  • 英文版
    Radiation Hardened Quad 2-Input NOR Gate
    INTERSIL [...
  • 英文版
    Radiation Hardened Quad 2-Input NOR Gate
    INTERSIL
  • 英文版
    Radiation Hardened Quad 2-Input NOR Gate
    INTERSIL [...
  • 英文版
    Radiation Hardened Hex Inverter
    INTERSIL
  • 英文版
    Radiation Hardened Hex Inverter
    INTERSIL [...
  • 英文版
    Radiation Hardened Hex Inverter
    INTERSIL
  • 英文版
    Radiation Hardened Hex Inverter
    INTERSIL [...
  • 英文版
    Radiation Hardened Quad 2-Input AND Gate
    INTERSIL
  • 英文版
    Radiation Hardened Quad 2-Input AND Gate
    INTERSIL [...
  • 英文版
    Radiation Hardened Quad 2-Input AND Gate
    INTERSIL
  • 英文版
    Radiation Hardened Quad 2-Input AND Gate
    INTERSIL [...
  • 英文版
    Radiation Hardened Triple 3-Input NAND Gate
    INTERSIL
  • 英文版
    Radiation Hardened Triple 3-Input NAND Gate
    INTERSIL [...
  • 英文版
    Radiation Hardened Triple 3-Input NAND Gate
    INTERSIL
  • 英文版
    Radiation Hardened Triple 3-Input NAND Gate
    INTERSIL [...

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！