HD74HC257
Quad. 2-to-1-line Data Selectors/Multiplexers
(with noninverted 3-state outputs)
Description
The large output drive capability coupled with the 3-state feature make this device ideal for interfacing with
bus lines in a bus organized system. When the output control input line is taken high, the outputs of all four
multiplexers are sent into a high impedance state. When the output control line is low, the select input
chooses whether the A or B input is used.
Features
鈥?/div>
High Speed Operation: t
pd
(Data to Y) = 10.5 ns typ (C
L
= 50 pF)
鈥?/div>
High Output Current: Fanout of 15 LSTTL Loads
鈥?/div>
Wide Operating Voltage: V
CC
= 2 to 6 V
鈥?/div>
Low Input Current: 1 碌A(chǔ) max
鈥?/div>
Low Quiescent Supply Current: I
CC
(static) = 4 碌A(chǔ) max (Ta = 25擄C)
Function Table
Inputs
Output Control
L
L
L
L
H
Select
L
L
H
H
X
A
L
H
X
X
X
B
X
X
L
H
X
Outputs
Y
L
H
L
H
High impedance
Notes H: high level, L: low level, X: irrelevant
next
HC257相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
Dual 4-Input Data Selector/Multiplexer with 3-State Otputs
SLS
-
英文版
Dual 4-Input Data Selector/Multiplexer with 3-State Otputs
SLS [Syste...
-
英文版
Quad. 2-to-1-line Data Selectors/Multiplexers(with noninvert...
HITACHI
-
英文版
QUAD 2-CHANEL MULTIPLEXER (3-STATE)
TOSHIBA
-
英文版
High Speed CMOS Logic Quad 2-Input Multiplexer with Three-St...
TI
-
英文版
QUAD 2 CHANNEL MULTIPLEXER 3-STATE
-
英文版
Quad 2-Input Data Selector/Multiplexer with 3-State Outputs
-
英文版
Quad 2-Input Data Selector/Multiplexer with 3-State Outputs
SLS
-
英文版
High Speed CMOS Logic Quad 2-Input Multiplexer with Three-St...
TI [Texas ...
-
英文版
Quad. 2-to-1-line Data Selectors/Multiplexers(with noninvert...
HITACHI [H...
-
英文版
Quad 2-Input Data Selector/Multiplexer with 3-State Outputs
MOTOROLA [...
-
英文版
Quad 2-Input Data Selector/Multiplexer with 3-State Outputs
SLS [Syste...
-
英文版
QUAD 2-CHANEL MULTIPLEXER (3-STATE)
TOSHIBA [T...
-
英文版
QUAD 2 CHANNEL MULTIPLEXER 3-STATE
STMICROELECTRON...
-
英文版
Phase-Locked Loop Clock Distribution for Synchronous DRAM Ap...
HYNIX
-
英文版
Phase-Locked Loop Clock Distribution for Synchronous DRAM Ap...
HYNIX [Hyn...
-
英文版
Phase-Locked Loop Clock Distribution for Synchronous DRAM Ap...
HYNIX
-
英文版
Phase-Locked Loop Clock Distribution for Synchronous DRAM Ap...
HYNIX [Hyn...
-
英文版
Phase-Locked Loop Clock Distribution for Synchronous DRAM Ap...
HYNIX
-
英文版
Phase-Locked Loop Clock Distribution for Synchronous DRAM Ap...
HYNIX [Hyn...