鈮?/div>
t
PHL
OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 2V to 5.5V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 157
IMPROVED LATCH-UP IMMUNITY
LOW NOISE: V
OLP
= 0.8V (Max.)
M1
(Micro Package)
T
(TSSOP Package)
ORDER CODES :
74VHC157M
74VHC157T
DESCRIPTION
The 74VHC157 is an high-speed CMOS QUAD
2-CHANNEL MULTIPLEXER fabricated with
sub-micron silicon gate and double-layer metal
wiring C
2
MOS technology.
It consists of four 2-input digital multiplexers with
common select and strobe inputs. It is a
non-inverting multiplexer. When the STROBE
input is held high, selection of data is inhibited
and all the outputs become low. The SELECT
decoding determines whether the A or B inputs
get routed to their corresponding Y outputs.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage. This device can be
used to interface 5V to 3V.All inputs and outputs
are equipped with protection circuits against static
discharge, giving them 2KV ESD immunity and
transient excess voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
June 1999
1/9