音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

GTLP1B151M Datasheet

  • GTLP1B151M

  • 1-Bit LVTTL/GTLP Transceiver with Separate LVTTL Port and Fe...

  • 7頁

  • FAIRCHILD

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

GTLP1B151 1-Bit LVTTL/GTLP Transceiver with Separate LVTTL Port and Feedback Path
June 2001
Revised February 2002
GTLP1B151
1-Bit LVTTL/GTLP Transceiver
with Separate LVTTL Port and Feedback Path
General Description
The GTLP1B151 is a 1-bit transceiver that provides
LVTTL-to-GTLP signal level translation. Individual LVTTL
and GTLP driver enables are also available. The
GTLP1B151 offers separate LVTTL inputs and outputs,
and can provide a feedback path for control and diagnos-
tics monitoring.
High-speed backplane operation is a direct result of
GTLP鈥檚 reduced output swing (
<
1V), reduced input thresh-
old levels and output edge rate control. The edge rate
control minimizes bus-settling time. GTLP is a Fairchild
Semiconductor derivative of the Gunning Transistor Logic
(GTL) JEDEC standard JESD8-3.
Fairchild鈥檚 GTLP has internal edge-rate control and is pro-
cess, voltage and temperature compensated. GTLP鈥檚 I/O
structure is similar to GTL and BTL but offers different out-
put levels and receiver threshold. Typical GTLP output volt-
age levels are: V
OL
=
0.5V, V
OH
=
1.5V, and V
REF
=
1V.
Features
s
Separate LVTTL inputs and outputs
s
A feedback path for control and diagnostics monitoring
s
Bidirectional interface between GTLP and LVTTL logic
levels
s
Designed with edge rate control circuitry to reduce out-
put noise on the GTLP port
s
V
REF
pin provides external supply reference voltage for
receiver threshold adjustibility
s
Special PVT compensation circuitry to provide consis-
tent performance over variations of process, supply volt-
age and temperature
s
TTL compatible driver and control inputs
s
Designed using Fairchild advanced BiCMOS technology
s
Bushold data inputs on A port to eliminate the need for
external pull-up resistors for unused inputs
s
Power up/down and power off high impedance for live
insertion
s
Open drain on GTLP to support wired-or connection
s
Flow through pinout optimizes PCB layout
s
A Port source/sink
鈭?/div>
24mA /
+
24mA
s
B Port sink
+
50mA
Ordering Code:
Order Number
GTLP1B151M
GTLP1B151MX
GTLP1B151K8X
Package Number
M08A
M08A
MAB08A
(Preliminary)
Package Description
8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
[TUBE]
8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
[TAPE and REEL]
8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide
[TAPE and REEL]
漏 2002 Fairchild Semiconductor Corporation
DS500484
www.fairchildsemi.com

GTLP1B151M 產(chǎn)品屬性

  • 95

  • 集成電路 (IC)

  • 邏輯 - 緩沖器,驅(qū)動器,接收器,收發(fā)器

  • -

  • 收發(fā)器,非反相

  • 1

  • 1

  • 24mA,24mA

  • 3.15 V ~ 3.45 V

  • -40°C ~ 85°C

  • 表面貼裝

  • 8-SOIC(0.154",3.90mm 寬)

  • 8-SOICN

  • 管件

GTLP1B151M相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Increase the speed of parallel backplanes 3x
  • 英文版
    8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEI...
    TI [Texas ...
  • 英文版
    CMOS 18-Bit TTL/GTLP Universal Bus Transceiver
    FAIRCHILD
  • 英文版
    CMOS 18-Bit TTL/GTLP Universal Bus Transceiver
    FAIRCHILD ...
  • 英文版
    17-Bit TTL/GTLP Bus Transceiver with Buffered Clock
    FAIRCHILD
  • 英文版
    17-Bit TTL/GTLP Bus Transceiver with Buffered Clock
    FAIRCHILD ...
  • 英文版
    17-Bit TTL/GTLP Synchronous Bus Transceiver with Buffered Cl...
    FAIRCHILD
  • 英文版
    17-Bit TTL/GTLP Synchronous Bus Transceiver with Buff...
    FAIRCHILD ...
  • 英文版
    1-Bit LVTTL/GTLP Transceiver with Separate LVTTL Port and Fe...
    FAIRCHILD
  • 英文版
    1-Bit LVTTL/GTLP Transceiver with Separate LVTTL Port...
    FAIRCHILD ...
  • 英文版
    1-Bit LVTTL/GTLP Driver/Receiver Pair
    Fairchild
  • 英文版
    2-Bit LVTTL/GTLP Transceiver
    FAIRCHILD
  • 英文版
    2-Bit LVTTL/GTLP Transceiver
    FAIRCHILD ...
  • 英文版
    GTLP-to-TTL 1:6 Clock Driver
    FAIRCHILD
  • 英文版
    GTLP-to-TTL 1:6 Clock Driver
    FAIRCHILD ...
  • 英文版
    Low Drive GTLP-to-LVTTL 1:6 Clock Driver
    FAIRCHILD
  • 英文版
    Low Drive GTLP-to-LVTTL 1:6 Clock Driver
    FAIRCHILD ...
  • 英文版
    8-Bit LVTTL/GTLP Bus Transceiver
    FAIRCHILD
  • 英文版
    8-Bit LVTTL/GTLP Bus Transceiver
    FAIRCHILD ...
  • 英文版
    18-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRAN...
    TI [Texas ...

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號,
第一時間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!