音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

GS8330DW72C-250I Datasheet

  • GS8330DW72C-250I

  • Double Late Write SigmaRAM

  • 30頁(yè)

  • ETC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

Preliminary
GS8330DW36/72C-250/200
209-Bump BGA
Commercial Temp
Industrial Temp
36Mb
危
1x1Dp CMOS I/O
Double Late Write SigmaRAM鈩?/div>
200 MHz鈥?50 MHz
1.8 V V
DD
1.8 V I/O
Features
鈥?Double Late Write mode, Pipelined Read mode
鈥?JEDEC-standard SigmaRAM
鈩?/div>
pinout and package
鈥?1.8 V +150/鈥?00 mV core power supply
鈥?1.8 V CMOS Interface
鈥?ZQ controlled user-selectable output drive strength
鈥?Dual Cycle Deselect
鈥?Burst Read and Write option
鈥?Fully coherent read and write pipelines
鈥?Echo Clock outputs track data output drivers
鈥?Byte write operation (9-bit bytes)
鈥?2 user-programmable chip enable inputs
鈥?IEEE 1149.1 JTAG-compliant Serial Boundary Scan
鈥?209-bump, 14 mm x 22 mm, 1 mm bump pitch BGA package
鈥?Pin-compatible with future 72Mb and 144Mb devices
Key Fast Bin Specs
Cycle Time
Access Time
Symbol
tKHKH
tKHQV
-250
4.0 ns
2.1 ns
Bottom View
209-Bump, 14 mm x 22 mm BGA
1 mm Bump Pitch, 11 x 19 Bump Array
Functional Description
Because SigmaRAMs are synchronous devices, address data
inputs and read/write control inputs are captured on the rising
edge of the input clock. Write cycles are internally self-timed
and initiated by the rising edge of the clock input. This feature
eliminates complex off-chip write pulse generation required by
asynchronous SRAMs and simplifies input signal timing.
危
RAMs support pipelined reads utilizing a rising-edge-
triggered output register. They also utilize a Dual Cycle
Deselect (DCD) output deselect protocol.
SigmaRAM Family Overview
GS8330DW36/72 SigmaRAMs are built in compliance with
the SigmaRAM pinout standard for synchronous SRAMs.
They are 37,748,736-bit (36Mb) SRAMs. This family of wide,
very low voltage CMOS I/O SRAMs is designed to operate at
the speeds needed to implement economical high performance
networking systems.
危
RAMs are offered in a number of configurations including
Late Write, Double Late Write, and Double Data Rate (DDR).
The logical differences between the protocols employed by
these RAMs mainly involve various approaches to write
cueing and data transfer rates. The
危RAM
鈩?/div>
family standard
allows a user to implement the interface protocol best suited to
the task at hand.
危
RAMs are implemented with high performance CMOS
technology and are packaged in a 209-bump BGA.
Rev: 1.00 6/2003
1/30
漏 2003, GSI Technology, Inc.
Specifications cited are design targets and are subject to change without notice. For latest documentation contact your GSI representative.

GS8330DW72C-250I相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    ETC
  • 英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    GSI [GSI T...
  • 英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    ETC
  • 英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    GSI [GSI T...
  • 英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    ETC
  • 英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    GSI [GSI T...
  • 英文版
    ETC [2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAM...
    ETC
  • 英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC
  • 英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC [ETC]
  • 英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC
  • 英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC [ETC]
  • 英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    GSI
  • 英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    GSI [GSI Techno...
  • 英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC
  • 英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC [ETC]
  • 英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC
  • 英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC [ETC]
  • 英文版
    ETC [2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAM...
    ETC
  • 英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC
  • 英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù)：
賣(mài)家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！