音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

GS832218 Datasheet

  • GS832218

  • ETC [2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAM...

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

Preliminary
GS832218(B/E)/GS832236(B/E)/GS832272(C)
119-, 165-, & 209-Pin BGA
Commercial Temp
Industrial Temp
Features
2M x 18, 1M x 36, 512K x 72
36Mb S/DCD Sync Burst SRAMs
250 MHz鈥?33 MHz
2.5 V or 3.3 V V
DD
2.5 V or 3.3 V I/O
鈥?FT pin for user-configurable flow through or pipeline operation
鈥?Single/Dual Cycle Deselect selectable
鈥?IEEE 1149.1 JTAG-compatible Boundary Scan
鈥?ZQ mode pin for user-selectable high/low output drive
鈥?2.5 V +10%/鈥?0% core power supply
鈥?3.3 V +10%/鈥?0% core power supply
鈥?2.5 V or 3.3 V I/O supply
鈥?LBO pin for Linear or Interleaved Burst mode
鈥?Internal input resistors on mode pins allow floating mode pins
鈥?Default to SCD x18/x36 Interleaved Pipeline mode
鈥?Byte Write (BW) and/or Global Write (GW) operation
鈥?Internal self-timed write cycle
鈥?Automatic power-down for portable applications
鈥?JEDEC-standard 119-, 165-, and 209-bump BGA package
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by the
user via the FT mode . Holding the FT mode pin low places the
RAM in Flow Through mode, causing output data to bypass the
Data Output Register. Holding FT high places the RAM in
Pipeline mode, activating the rising-edge-triggered Data Output
Register.
SCD and DCD Pipelined Reads
The GS832218/36/72 is a SCD (Single Cycle Deselect) and DCD
(Dual Cycle Deselect) pipelined synchronous SRAM. DCD
SRAMs pipeline disable commands to the same degree as read
commands. SCD SRAMs pipeline deselect commands one stage
less than read commands. SCD RAMs begin turning off their
outputs immediately after the deselect command has been
captured in the input registers. DCD RAMs hold the deselect
command for one full cycle and then begin turning off their
outputs just after the second rising edge of clock. The user may
configure this SRAM for either mode of operation using the SCD
mode input.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write control
inputs.
FLXDrive鈩?/div>
The ZQ pin allows selection between high drive strength (ZQ low)
for multi-drop bus applications and normal drive strength (ZQ
floating or high) point-to-point applications. See the Output Driver
Characteristics chart for details.
Core and Interface Voltages
The GS832218/36/72 operates on a 2.5 V or 3.3 V power supply.
All input are 3.3 V and 2.5 V compatible. Separate output power
(V
DDQ
) pins are used to decouple output noise from the internal
circuits and are 3.3 V and 2.5 V compatible.
Applications
The GS832218/36/72 is a
37,748,736
-bit high performance
synchronous SRAM with a 2-bit burst address counter. Although
of a type originally developed for Level 2 Cache applications
supporting high performance CPUs, the device now finds
application in synchronous SRAM applications, ranging from
DSP main store to networking chip set support.
Controls
Addresses, data I/Os, chip enable (E1), address burst control
inputs (ADSP, ADSC, ADV), and write control inputs (Bx, BW,
GW) are synchronous and are controlled by a positive-edge-
triggered clock input (CK). Output enable (G) and power down
control (ZZ) are asynchronous inputs. Burst cycles can be initiated
with either ADSP or ADSC inputs. In Burst mode, subsequent
burst addresses are generated internally and are controlled by
ADV. The burst address counter may be configured to count in
either linear or interleave order with the Linear Burst Order (LBO)
input. The Burst function need not be used. New addresses can be
loaded on every cycle with no degradation of chip performance.
Functional Description
Parameter Synopsis
-250
t
KQ
(x18/x36)
t
KQ
(x72)
tCycle
Curr (x18)
Curr (x36)
Curr (x72)
t
KQ
tCycle
Curr (x18)
Curr (x36)
Curr (x72)
2.5
3.0
4.0
285
350
440
6.5
6.5
205
235
315
-225 -200 -166 -150 -133 Unit
2.7
3.0
4.4
265
320
410
7.0
7.0
195
225
295
3.0
3.0
5.0
245
295
370
7.5
7.5
185
210
265
3.5
3.5
6.0
220
260
320
8.0
8.0
175
200
255
3.8
3.8
6.7
210
240
300
8.5
8.5
165
190
240
4.0
4.0
7.5
185
215
265
8.5
8.5
155
175
230
ns
ns
ns
mA
mA
mA
ns
ns
mA
mA
mA
Pipeline
3-1-1-1
Flow
Through
2-1-1-1
Rev: 1.06 9/2004
1/41
漏 2001, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

GS832218 PDF文件相關型號

GS832218B-200,GS832236B,GS832236B-225,GS832272C-200,GS832272C-250

GS832218相關型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    ETC
  • 英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    GSI [GSI T...
  • 英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    ETC
  • 英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    GSI [GSI T...
  • 英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    ETC
  • 英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    GSI [GSI T...
  • 英文版
    ETC [2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAM...
    ETC
  • 英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC
  • 英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC [ETC]
  • 英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC
  • 英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC [ETC]
  • 英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    GSI
  • 英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    GSI [GSI Techno...
  • 英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC
  • 英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC [ETC]
  • 英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC
  • 英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC [ETC]
  • 英文版
    ETC [2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAM...
    ETC
  • 英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC
  • 英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！