音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

FS612509-01 Datasheet

  • FS612509-01

  • 1:9 ZERO DELAY CLOCK BUFFER IC

  • 83.88KB

  • 8頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

FS612509-01/-02
AMERICAN MICROSYSTEMS, INC.
1:9 Zero-Delay Clock Buffer IC
November 2000
1.0
鈥?/div>
Features
2.0
Description
Generates one bank of five outputs (1Y0 to 1Y4) and
one bank of four outputs (2Y0 to 2Y3) from one ref-
erence clock input (CLK)
Designed to meet the PLL Component Specifications
as noted in the PC133 SDRAM Registered DIMM
Design Specification
External feedback input (FBIN) to synchronize all
clock outputs to the clock input
Operating frequency: 25MHz to 140MHz
Tight tracking skew (spread-spectrum tolerant)
On-chip 25鈩?series damping resistors for driving
point-to-point loads
Separate bank controls:
M
Signal 1G enables or disables outputs 1Y0 - 1Y4
M
Signal 2G enables or disables outputs 2Y0 - 2Y3
Available with an auto power-down option that turns
off the PLL and forces all outputs low when the refer-
ence clock stops (FS612509-02)
Packaged in a 24-pin TSSOP
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
The FS612509 is a low skew, low jitter CMOS zero-delay
phase-lock loop (PLL) clock buffer IC designed for high-
speed motherboard applications, such as those using
133MHz SDRAM.
Nine buffered clock outputs are derived from an onboard
open-loop PLL. The PLL aligns the frequency and phase
of all output clocks to the input clock CLK, including an
FBOUT clock that feeds back to FBIN to close the loop.
One group of five outputs 1Y0 to 1Y4 are enabled and
disabled low by the active-high 1G signal. A second
group of four outputs 2Y0 to 2Y3 are enabled and dis-
abled low by the active-high 2G signal. The PLL may be
bypassed by pulling AVDD to ground.
Figure 2: Pin Configuration
AGND
VDD
1Y0
1Y1
1Y2
GND
GND
1
2
3
4
24
23
22
21
鈥?/div>
CLK
AVDD
VDD
2Y0
2Y1
GND
GND
2Y2
2Y3
VDD
2G
FBIN
鈥?/div>
FS612509
5
6
7
8
9
10
11
12
20
19
18
17
16
15
14
13
Figure 1: Block Diagram
VDD
1Y3
1Y4
VDD
1G
FBOUT
1G
1Y0
1Y1
AVDD
1Y2
1Y3
Table 1: Function Table
INPUT
PLL
AVDD
1G
L
L
H
H
H
L
L
H
H
H
2G
L
H
L
H
H
L
H
L
H
H
CLK
H
H
H
H
L
H
H
H
H
L
1Y0-1Y4
L
L
H
H
L
L
L
H
H
L
2Y0-2Y3
L
H
L
H
L
L
H
L
H
L
FBOUT
H
H
H
H
L
H
H
H
H
L
11.29.00
FBIN
PLL
CLK
AGND
1Y4
2Y0
2Y1
2Y2
OUTPUT
2G
PLL Bypass
H
H
H
H
H
L
L
L
L
L
2Y3
FS612509
FBOUT
GND
This document contains information on a new product. Specifications and information herein are subject to change without notice.
ISO9001
QS9000
Zero-Delay

FS612509-01相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！