鈩?/div>
+ TFT-LCD Timing Controller. The logic
architecture is implemented using standard and default tim-
ing controller functionality based on an Embedded Gate
Array. The device is reconfigurable to the needs of a specific
application by providing user-defined specifications or cus-
tomer supplied VHDL/Verilog code.
The FPD87392AXA is a timing controller that combines an
LVDS dual pixel input interface with National鈥檚 Reduced
Swing Differential Signaling (RSDS
鈩?/div>
) output column driver
interface for SXGA, SXGA+ and UXGA resolutions. It re-
sides on the TFT-LCD panel and provides the data buffering
and control signal generation. The RSDS
鈩?/div>
data path to the
column driver contributes toward lowering radiated EMI and
reduced system dynamic power consumption. The RSDS
鈩?/div>
dual 12 pair differential bus conveys up to 24-bit color data
for SXGA/SXGA+/UXGA panels when using VESA 60Hz
standard timing.
Features
n
Input frequency range from 30 MHz to 85 MHz
n
Support display resolutions SXGA (1280x1024), SXGA+
(1400x1050) and UXGA (1600x1200)
n
Embedded gate array for custom panel timing
n
RSDS
鈩?/div>
(Reduced Swing Differential Signaling) Column
Driver bus for low power and reduced EMI
n
Drives RSDS
鈩?/div>
column driver up to 170 Mb/s with an 85
MHz clock
n
6 or 8 bit LVDS dual pixel input interface (FPD-Link)
n
Virtual 8-bit color depth in FRC mode
n
Flexible RSDS
鈩?/div>
data output mapping for Bottom or Top
mount
n
Supports 1 and 2 line inversion mode for RVS output
n
Supports Graphics Controllers with spread spectrum
interface for lower EMI
n
Free Run Mode Function
n
Fail-safe function in DE mode (Bonding Option)
n
Supports DE mode and SYNC only mode (Bonding
Option)
n
Power-On-Reset Support
n
CMOS circuitry operates from a 2.7V to 3.6V supply
n
Operation frequency: 54 MHz (max)
@
V
CC
: 2.7
鈭?/div>
3.0V
n
Operation frequency: 85 MHz (max)
@
V
CC
: 3.0
鈭?/div>
3.6V
n
128 TQFP package with body size 14mm x 14mm x
1.0mm, 0.4mm Pitch
漏 2003 National Semiconductor Corporation
DS200750
www.national.com
FPD87392AXA相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
LCD TV TFT-LCD Timing Controller with PPDS⑩ Interface
NSC
-
英文版
LCD TV TFT-LCD Timing Controller with PPDS⑩ Interface
NSC [Natio...
-
英文版
Panel Timing Controller
NSC
-
英文版
Panel Timing Controller
NSC [Natio...
-
英文版
Panel Timing Controller
NSC
-
英文版
Panel Timing Controller
NSC [Natio...
-
英文版
+2.5V Low EMI, Low Dynamic Power XGA/WXGA TFT-LCD Timing Con...
NSC
-
英文版
+2.5V Low EMI, Low Dynamic Power XGA/WXGA TFT-LCD Timing Con...
NSC [Natio...
-
英文版
Universal Interface XGA Panel Timing Controller with RSDS⑩ ...
NSC
-
英文版
Universal Interface XGA Panel Timing Controller with RSDS⑩ ...
NSC [Natio...
-
英文版
Low EMI, Low Dynamic Power (SVGA) XGA/WXGA TFT-LCD Timing Co...
NSC
-
英文版
Low EMI, Low Dynamic Power (SVGA) XGA/WXGA TFT-LCD Timing Co...
NSC [Natio...
-
英文版
+3.3V TFT-LCD Timing Controller with Single LVDS Input/Dual ...
NATIONAL
-
英文版
+3.3V TFT-LCD Timing Controller with Dual LVDS Inputs/Dual R...
NSC
-
英文版
+3.3V TFT-LCD Timing Controller with Dual LVDS Inputs/Dual R...
NSC [Natio...
-
英文版
Low EMI, Low Dynamic Power (SVGA) XGA/WXGA TFT-LCD Timing Co...
NSC
-
英文版
Low EMI, Low Dynamic Power (SVGA) XGA/WXGA TFT-LCD Timing Co...
NSC [Natio...
-
英文版
Panel Timing Controller
NSC
-
英文版
Panel Timing Controller
NSC [Natio...
-
英文版
+3.3V TFT-LCD Timing Controller with Single LVDS Input/Dual ...
NSC
1
2
3
4
