FIN1019 3.3V LVDS High Speed Differential Driver/Receiver
April 2001
Revised September 2001
FIN1019
3.3V LVDS High Speed Differential Driver/Receiver
General Description
This driver and receiver pair are designed for high speed
interconnects utilizing Low Voltage Differential Signaling
(LVDS) technology. The driver translates LVTTL signals to
LVDS levels with a typical differential output swing of
350mV and the receiver translates LVDS signals, with a
typical differential input threshold of 100mV, into LVTTL
levels. LVDS technology provides low EMI at ultra low
power dissipation even at high frequencies. This device is
ideal for high speed clock or data transfer.
Features
s
Greater than 400Mbs data rate
s
3.3V power supply operation
s
0.5ns maximum differential pulse skew
s
2.5ns maximum propagation delay
s
Low power dissipation
s
Power-Off protection
s
100mV receiver input sensitivity
s
Fail safe protection open-circuit, shorted and terminated
conditions
s
Meets or exceeds the TIA/EIA-644 LVDS standard
s
Flow-through pinout simplifies PCB layout
s
14-Lead SOIC and TSSOP packages save space
Ordering Code:
Order Number
FIN1019M
FIN1019MTC
Package Number
M14A
MTC14
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter 鈥淴鈥?to the ordering code.
Function Table
Inputs
R
IN+
L
H
X
D
IN
L
H
X
Open
鈭?/div>
Circuit or Z
H
=
HIGH Logic Level
Z
=
High Impedance
Connection Diagram
Outputs
RE
L
L
H
L
DE
H
H
L
H
D
OUT+
L
H
Z
L
R
OUT
L
H
Z
H
D
OUT鈭?/div>
H
L
Z
H
R
IN鈭?/div>
H
L
X
Fail Safe Condition
Pin Descriptions
Pin Name
D
IN
D
OUT+
D
OUT鈭?/div>
DE
R
IN+
R
IN鈭?/div>
R
OUT
RE
V
CC
GND
NC
Description
LVTTL Data Input
Non-inverting LVDS Output
Inverting LVDS Output
Driver Enable (LVTTL, Active HIGH)
Non-Inverting LVDS Input
Inverting LVDS Input
LVTTL Receiver Output
Receiver Enable (LVTTL, Active LOW)
Power Supply
Ground
No Connect
L
=
LOW Logic Level
X
=
Don鈥檛 Care
Fail Safe
=
Open, Shorted, Terminated
漏 2001 Fairchild Semiconductor Corporation
DS500506
www.fairchildsemi.com
FIN1019相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
3.3V LVDS 1-Bit High Speed Differential Driver
FAIRCHILD
-
英文版
3.3V LVDS 1-Bit High Speed Differential Driver
FAIRCHILD ...
-
英文版
LVDS 1-Bit High Speed Differential Receiver
FAIRCHILD
-
英文版
LVDS 1-Bit High Speed Differential Receiver
FAIRCHILD ...
-
英文版
3.3V LVDS 1-Bit High Speed Differential Driver
FAIRCHILD
-
英文版
3.3V LVDS 1-Bit High Speed Differential Driver
FAIRCHILD ...
-
英文版
3.3V LVDS 1-Bit High Speed Differential Receiver
FAIRCHILD
-
英文版
3.3V LVDS 1-Bit High Speed Differential Receiver
FAIRCHILD ...
-
英文版
3.3V LVDS High Speed Differential Driver/Receiver
FAIRCHILD
-
英文版
3.3V LVDS High Speed Differential Driver/Receiver
FAIRCHILD ...
-
英文版
2 X 2 LVDS High Speed Crosspoint Switch
FAIRCHILD
-
英文版
2 X 2 LVDS High Speed Crosspoint Switch
FAIRCHILD ...
-
英文版
3.3V LVDS 2-Bit High Speed Differential Driver
FAIRCHILD
-
英文版
3.3V LVDS 2-Bit High Speed Differential Driver
FAIRCHILD ...
-
英文版
3.3V LVDS 2-Bit High Speed Differential Receiver
FAIRCHILD
-
英文版
3.3V LVDS 2-Bit High Speed Differential Receiver
FAIRCHILD ...
-
英文版
3.3V LVDS 2-Bit High Speed Differential Driver
FAIRCHILD
-
英文版
3.3V LVDS 2-Bit High Speed Differential Driver
FAIRCHILD ...
-
英文版
3.3V LVDS 2-Bit High Speed Differential Receiver
FAIRCHILD
-
英文版
3.3V LVDS 2-Bit High Speed Differential Receiver
FAIRCHILD ...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
