音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

FEDL7204-001DIGEST-01 Datasheet

  • FEDL7204-001DIGEST-01

  • The ML7204-001 is a speech CODEC for VoIP.

  • 792.84KB

  • 42頁

  • OKI

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

OKI Semiconductor
ML7204-001
VoIP CODEC
FEDL7204-001DIGEST-01
Issue Date: Aug. 12, 2004
GENERAL DESCRIPTION
The ML7204-001 is a speech CODEC for VoIP. As a speech CODEC, this LSI allows selection of
G.729.A/G711 and supports the PLC (Packet Loss Concealment) function.
With an echo canceler that handles 32 ms-delay and FSK detection/generation, DTMF detection/generation, and
tone detection/generation functions, the ML7204-001 is the most suitable LSI for adding the VoIP function to
TAs and routers.
FEATURES
鈥?/div>
Power supply voltage
Digital power supply voltage (DVDD0, 1, 2):
3.0 to 3.6 V
Analog power supply voltage (AVDD):
3.0 to 3.6 V
鈥?/div>
Speech CODEC:
G.729.A (8 kbps)/G.711 (64 kbps)
碌-law
and A-law (supports individual setting for transmission and
reception)
Supports ITU-T G.711 Appendix 1 compliant PLC (Packet Loss Concealment) function
Supports the 2-channel processing function (for 3-way communication)
鈥?/div>
Built-in FIFO buffer (640 bytes) for transmission/reception data transfer
Allows selection of Frame/DMA (slave) interface
鈥?/div>
Echo canceler for handling 32 ms delay
鈥?/div>
DTMF detection
鈥?/div>
DTMF generation (the tone generation function enables generation of DTMF signals)
鈥?/div>
Tone detection:
2 types (1650 Hz and 2100 Hz: Detection frequency can be changed)
鈥?/div>
Tone generation:
2 types
鈥?/div>
FSK detection
鈥?/div>
FSK generation
鈥?/div>
Built-in 16-bit timer:
1 channel
鈥?/div>
Dial pulse detection function (secondary function of general-purpose I/O ports)
鈥?/div>
Dial pulse transmission function (secondary function of general-purpose I/O ports)
鈥?/div>
General-purpose I/O ports
64-pin package: Equipped with 7 ports (with some of them having secondary function allocation)
100-pin package: Equipped with 21 ports (with some of them having secondary function allocation)
鈥?/div>
Two types of built-in linear PCM CODEC (CODEC_A and CODEC_B)
鈥?/div>
Analog interface
CODEC_A side: Incorporates one type each of input amplifier and output amplifier (10 k鈩?driving)
CODEC_B side: Incorporates one type each of input amplifier and output amplifier (10 k鈩?driving)
鈥?/div>
PCM interface coding format:
Allows selection of 16-bit linear/G.711 (64 kbps)
碌-law
or A-law
鈥?/div>
PCM serial transmission rate: 64 kHz to 2.048 MHz (fixed to 2.048 MHz for output)
鈥?/div>
PCM time slot assignment function (allows up to 2 slots for input and 1 slot for output individually)
When set to
碌-law/A-law:
Supports up to 32 slots (BCLK: 2.048 MHz)
When set to 16-bit linear: Supports up to 16 slots (BCLK: 2.048 MHz)
1/42

FEDL7204-001DIGEST-01相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！