音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

ECLSOIC8EVB Datasheet

  • ECLSOIC8EVB

  • Evaluation Board Manual for High Frequency SOIC 8

  • 20頁

  • ONSEMI

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

ECLSOIC8EVB
Evaluation Board Manual
for High Frequency SOIC 8
http://onsemi.com
EVALUATION BOARD MANUAL
INTRODUCTION
ON Semiconductor has developed an evaluation board for
the devices in 8鈭抣ead SOIC package. These evaluation
boards are offered as a convenience for the customers
interested in performing their own engineering assessment
on the general performance of the 8鈭抣ead SOIC device
samples. The board provides a high bandwidth 50
W
controlled impedance environment. The pictures in Figure 1
show the top and bottom view of the evaluation board, which
can be configured in several different ways, depending on
device under test (See Table 1. Configuration List).
This evaluation board manual contains:
鈥?/div>
Information on 8鈭抣ead SOIC Evaluation Board
鈥?/div>
Assembly Instructions
鈥?/div>
Appropriate Lab Setup
鈥?/div>
Bill of Materials
This manual should be used in conjunction with the device
data sheet, which contains full technical details on the device
specifications and operation.
Board Lay鈭扷p
The 8鈭抣ead SOIC evaluation board is implemented in four
layers with split (dual) power supplies (Figure 2.
Evaluation Board Lay鈭抲p). For standard ECL lab setup and
test, a split (dual) power supply is essential to enable the
50
W
internal impedance in the oscilloscope as a termination
for ECL devices. The first layer or primary trace layer is
0.008鈥?thick Rogers RO4003 material, which is designed to
have equal electrical length on all signal traces from the
device under the test (DUT) to the sense output. The second
layer is the 1.0 oz copper ground plane and a portion of the
plane is the V
EE
power plane. The FR4 dielectric material is
placed between second and third layer and between third and
fourth layer. The third layer is also 1.0 oz copper ground
plane and a portion of this layer is V
CC
power plane. The
fourth layer is the secondary trace layer.
Figure 1. Top and Bottom View of the 8鈭抣ead SOIC Evaluation Board
漏
Semiconductor Components Industries, LLC, 2004
1
August, 2004 鈭?Rev. 1
Publication Order Number:
ECLSOIC8EVB/D

ECLSOIC8EVB 產(chǎn)品屬性

  • Evaluation Boards & Kits

  • 1

  • 編程器，開發(fā)系統(tǒng)

  • 評估演示板和套件

  • -

  • 裸評估板

  • 否

  • 8-SOIC 封裝

  • 四層板，帶分離式（雙）電源

  • 可容納幾種不同的設(shè)計配置

  • 裸板

  • ECLSOIC8EVB-NDECLSOIC8EVBOS

ECLSOIC8EVB相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！