音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

EBE21RD4ABHA Datasheet

  • EBE21RD4ABHA

  • 2GB Registered DDR2 SDRAM DIMM (256M words x 72 bits, 2 Rank...

  • 22頁

  • ELPIDA

掃碼查看芯片數(shù)據(jù)手冊

上傳產品規(guī)格書

PDF預覽

DATA SHEET
2GB Registered DDR2 SDRAM DIMM
EBE21RD4ABHA
(256M words
脳
72 bits, 2 Ranks)
Description
The EBE21RD4ABHA is a 256M words
脳
72 bits, 2
ranks DDR2 SDRAM Module, mounting 36 pieces of
512M bits DDR2 SDRAM with sFBGA stacking
technology. Read and write operations are performed
at the cross points of the CK and the /CK. This high-
speed data transfer is realized by the 4bits prefetch-
pipelined architecture. Data strobe (DQS and /DQS)
both for read and write are available for high speed and
reliable data bus design. By setting extended mode
register, the on-chip Delay Locked Loop (DLL) can be
set enable or disable. This module provides high
density mounting without utilizing surface mount
technology.
Decoupling capacitors are mounted
beside each SDRAM on the module board.
Note: Do not push the cover or drop the modules in
order to avoid mechanical defects, which may
result in electrical defects.
Features
鈥?/div>
240-pin socket type dual in line memory module
(DIMM)
錚?/div>
PCB height: 30.0mm
錚?/div>
Lead pitch: 1.0mm
錚?/div>
Lead-free
鈥?/div>
1.8V power supply
鈥?/div>
Data rate: 533Mbps/400Mbps (max.)
鈥?/div>
1.8 V (SSTL_18 compatible) I/O
鈥?/div>
Double-data-rate architecture: two data transfers per
clock cycle
鈥?/div>
Bi-directional, data strobe (DQS and /DQS) is
transmitted /received with data, to be used in
capturing data at the receiver
鈥?/div>
DQS is edge aligned with data for READs; center
aligned with data for WRITEs
鈥?/div>
Differential clock inputs (CK and /CK)
鈥?/div>
DLL aligns DQ and DQS transitions with CK
transitions
鈥?/div>
Commands entered on each positive CK edge; data
referenced to both edges of DQS
鈥?/div>
Four internal banks for concurrent operation
(Components)
鈥?/div>
Burst length: 4, 8
鈥?/div>
/CAS latency (CL): 3, 4, 5
鈥?/div>
Auto precharge option for each burst access
鈥?/div>
Auto refresh and self refresh modes
鈥?/div>
7.8碌s average periodic refresh interval
鈥?/div>
Posted CAS by programmable additive latency for
better command and data bus efficiency
鈥?/div>
Off-Chip-Driver Impedance Adjustment and On-Die-
Termination for better signal quality
鈥?/div>
/DQS can be disabled for single-ended Data Strobe
operation
鈥?/div>
1 piece of PLL clock driver, 4 piece of register driver
and 1 piece of serial EEPROM (2k bits EEPROM) for
Presence Detect (PD)
Document No. E0451E20 (Ver. 2.0)
Date Published July 2004 (K) Japan
URL: http://www.elpida.com
錚〦lpida
Memory, Inc. 2004

EBE21RD4ABHA相關型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！