音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

DVI Datasheet

  • DVI

  • DVI Protection (92k)

  • 2頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Surging
Ideas
TVS Diode Application Note
PROTECTION PRODUCTS
DVI Protection
The industry鈥檚 demand for high-resolution flat panels
requires more complex digital and analog solutions in a
dense area. The small geometry鈥檚 of the digital-visual
interface (DVI) graphic chip makes it more susceptible
to electrostatic discharges (ESD) and cable discharge
events (CDE). The industry ESD standard is IEC61000-
4-2. It requires the system to withstand 8kV contact
and 15kV air ESD.
Transient protection of a DVI port can be challenging.
Digital-visual interfaces can often transmit and receive
at a rate equal to or above 1Gbps. The high-speed
data transmission requires the protection device to
have low capacitance to maintain signal integrity and
low clamping voltage to reduce stress on the protected
IC. The SRV05-4 TVS array is specifically designed for
this application.
The SRV05-4 has a low capacitance of 3pF from any
I/O pin (pin 1,3,4 or 6) to ground (pin 2) or 1.5pF from
any I/O pin to I/O pin. The insertion loss characteristic
of the SRV05-4 is shown in Figure 2. The graph shows
that the device has a low insertion loss of 0.4dB at
1GHz (I/O to ground). The SRV05-4 is also designed to
withstand the energy of a 15kV air and 8kV contact
ESD event. Figure 3 shows that the SRV05-4 clamps
an 8kV contact ESD surge to less than 20V. The
SRV05-4 will also protect the DVI graphic chip against
CDE.
Figure 4 shows how to design the SRV05-4 into the
DVI circuit on the flat panel display and in a PC graphic
card. The SRV05-4 is configured to provide common
mode and differential mode protection. The internal
TVS of the SRV05-4 acts as a 5 volt reference. The
power pin of the DVI circuit does not come out through
the connector and is not subjected to external ESD
pulse; therefore, pin 5 should be left unconnected.
Connecting pin 5 to Vcc of the DVI circuit may result in
damage to the chip from ESD current.
Figure 1 - SRV05-4 Schematic
SI01-15
CH1
S21
LOG
3 dB/
REF 0 dB
START
.030 000 MHz
STOP 3 000 . 000 000 MHz
Figure 2 - SRV05-4 Insertion Loss
Figure 3 - SRV05-4 8kV contact ESD Response
Revision 02/04/2002
1
www.semtech.com

DVI相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動(dòng)力!意見一經(jīng)采納,將有感恩紅包奉上哦!