音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

DS99144 Datasheet

  • DS99144

  • QUAD DIFFERENTIAL DRIVERS

  • 245.57KB

  • 16頁

  • AGERE

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Data Sheet
January 1999
Quad Differential Drivers
BDG1A, BDP1A, BDGLA, BPNGA, BPNPA, and BPPGA
Features
s
Pin-equivalent to the general-trade 26LS31 device,
with improved speed, reduced power consumption,
and significantly lower levels of EMI
Four line drivers per package
Meets ESDI standards
2.0 ns maximum propagation delay
Single 5.0 V
10% supply
Operating temperature range:
鈭?0
擄C to +125 擄C
(wider than the 41 Series)
400 Mbits/s maximum data rate
Logic to convert TTL input logic levels to differen-
tial, pseudo-ECL output logic levels
No line loading when V
CC
= 0 (BDG1A, BDP1A
only)
High output driver for 50
鈩?/div>
loads
<0.2 ns output skew (typical)
On-chip 220
鈩?/div>
loads available
Third-state outputs available
Surge-protection to 鹵60 V for 10 ms available
(BPNGA, BPNPA, BPPGA)
Available in four package types
ESD performance better than the 41 Series
Lower power requirement than the 41 Series
26LS31, but offer increased speed, decreased power
consumption, and significantly lower levels of electro-
magnetic interference (EMI). They replace the Agere
41 Series drivers.
The BDG1A device is the generic driver in this family
and requires the user to supply external resistors on
the circuit board for impedance matching.
The BDGLA is a low-power version of the BDG1A,
reducing the power requirement by more than one
half. The BDGLA features a 3-state output with a typ-
ical third-state level of 0.2 V.
The BDP1A is equivalent to the BDG1A but has
220
鈩?/div>
termination resistors to ground on each driver
output. This eliminates the need for external pull-
down resistors when driving a 100
鈩?/div>
impedance line.
The BPNGA and BPNPA are equivalent to the
BDG1A and BDP1A, respectively, except that a light-
ning protection circuit has been added to the driver
outputs. This circuit will absorb large transitions on
the transmission lines without destroying the device.
The BPPGA combines the features of the BPNGA
and BPNPA. Two of the gates have their outputs ter-
minated to ground through 220
鈩?/div>
resistors while the
two remaining gates require external termination
resistors.
When the BDG1A and the BDP1A devices are pow-
ered down, the output circuit appears as an open cir-
cuit relative to the power supplies; hence, they will
not load the transmission line. For those circuits with
termination resistors, the line will remain impedance
matched when the circuit is powered down. The
BPNGA, BPNPA, BPPGA, and BDGLA will load the
transmission line, because of the protection circuit,
when the circuit is powered down.
The packaging options that are available for these
quad differential line drivers include a 16-pin DIP; a
16-pin, J-lead SOJ; a 16-pin, gull-wing SOIC; and a
16-pin, narrow-body, gull-wing SOIC.
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
Description
These quad differential drivers are TTL input-to-
pseudo-ECL-differential-output used for digital data
transmission over balanced transmission lines. All
devices in this family have four drivers with a single
enable control in a common package. These drivers
are compatible with many receivers, including the
Agere Systems Inc. 41 Series receivers and trans-
ceivers. They are pin equivalent to the general-trade

DS99144相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    QUAD DIFFERENTIAL DRIVERS
    AGERE
  • 英文版
    QUAD DIFFERENTIAL DRIVERS
    AGERE [Age...
  • 英文版
    3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
    NSC [Natio...
  • 英文版
    3-40MHz DC-Balanced 24-Bit LVDS Deserializer
    NATIONAL SEMICONDUCTOR
  • 英文版
    3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
    NSC [Natio...
  • 英文版
    3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
    NSC [Natio...
  • 英文版
    3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
    NSC [Natio...
  • 英文版
    3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
    NSC [Natio...
  • 英文版
    5-43 MHz FPD-Link LVDS (3 Data + 1 Clock) to Single Embedded...
    NSC [Natio...
  • 英文版
    5 - 43 MHz 18-bit Color FPD-Link II to FPD-Link Converter
    NATIONAL SEMICONDUCTOR
  • 英文版
    3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
    NSC [Natio...
  • 英文版
    3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
    NSC [Natio...
  • 英文版
    DS99R105/DS99R106 3-40MHz DC-Balanced 24-Bit LVDS Serial...
    National Semico...
  • 英文版
    3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
    NSC [Natio...
  • 英文版
    DS99R105/DS99R106 3-40MHz DC-Balanced 24-Bit LVDS Serial...
    National Semico...
  • 英文版
    3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
    NSC [Natio...
  • 英文版
    3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
    NSC [Natio...
  • 英文版
    3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
    NSC [Natio...
  • 英文版
    DS99R103/DS99R104 3-40MHz DC-Balanced 24-Bit LVDS Serial...
    National Semico...
  • 英文版
    3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
    NSC [Natio...

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動(dòng)力!意見一經(jīng)采納,將有感恩紅包奉上哦!