音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

DS92LV1210TMSA Datasheet

  • DS92LV1210TMSA

  • 16-40 MHz 10 Bit Bus LVDS Serializer and Deserializer

  • 18頁(yè)

  • NSC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

DS92LV1021 and DS92LV1210 16-40 MHz 10 Bit Bus LVDS Serializer and Deserializer
December 2002
DS92LV1021 and DS92LV1210
16-40 MHz 10 Bit Bus LVDS Serializer and Deserializer
General Description
The DS92LV1021 transforms a 10-bit wide parallel CMOS/
TTL data bus into a single high speed Bus LVDS serial data
stream with embedded clock. The DS92LV1210 receives the
Bus LVDS serial data stream and transforms it back into a
10-bit wide parallel data bus and separates clock. The
DS92LV1021 may transmit data over heavily loaded back-
planes or 10 meters of cable. The reduced cable, PCB trace
count and connector size saves cost and makes PCB design
layout easier. Clock-to-data and data-to-data skew are elimi-
nated since one output will transmit both clock and all data
bits serially. The powerdown pin is used to save power, by
reducing supply current when either device is not in use. The
Serializer has a synchronization mode that should be acti-
vated upon power-up of the device. The Deserializer will
establish lock to this signal within 1024 cycles, and will flag
Lock status. The embedded clock guarantees a transition on
the bus every 12-bit cycle; eliminating transmission errors
due to charged cable conditions. The DS92LV1021 output
pins may be TRI-STATE
廬
to achieve a high impedance
state. The PLL can lock to frequencies between 16 MHz and
40 MHz.
Features
n
n
n
n
n
n
n
n
n
n
Guaranteed transition every data transfer cycle
Single differential pair eliminates multi-channel skew
Flow-through pinout for easy PCB layout
400 Mbps serial Bus LVDS bandwidth (at 40 MHz clock)
10-bit parallel interface for 1 byte data plus 2 control bits
Synchronization mode and LOCK indicator
Programmable edge trigger on clock
High impedance on receiver inputs when power is off
Bus LVDS serial output rated for 27鈩?load
Small 28-lead SSOP package-MSA
Block Diagrams
10011001
TRI-STATE
廬
is a registered trademark of National Semiconductor Corporation.
漏 2002 National Semiconductor Corporation
DS100110
www.national.com

DS92LV1210TMSA 產(chǎn)品屬性

  • SSOP

  • 28

  • -40°C 到 +85°C

  • No SVHC (19-Dec-2011)

  • 92

  • SSOP

  • -40°C

  • 85°C

  • 3.3V LVDS

  • 10-bit總線解串器

  • 92LV1210

  • 表面安裝

  • 92

DS92LV1210TMSA相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！