PDF預(yù)覽

• 1
• 2
• 3
• 4
• 5
• 6
• 7
• 8
• 9
• 10
• 11
• 12
• 13
• 14
• 15
• 16
• 17
• 18
• 19
• 20
• 21
• 22
• 23
• 24
• 25
• 26
• 27
• 28
• 29
• 30
• 31
• 32
• 33

DS3131DK

Bit-SynchronouS (BoSS)

HDLC Controller Demo Kit

www.maxim-ic.com

GENERAL DESCRIPTION

The DS3131 bit-synchronous (BoSS) HDLC

controller can handle up to 40 channels of high-

speed, unchannelized, bit-synchronous HDLC.

The on-board DMA has been optimized for

maximum flexibility and PCI bus efficiency to

minimize host processor intervention in the data

path. Diagnostic loopbacks and an on-board

BERT remove the need for external components.

FEATURES

摟

摟

摟

摟

摟

摟

摟

摟

摟

40 Timing Independent Ports

40 Bidirectional HDLC Channels

Each Port Can Operate Up to 52Mbps

Up to 132Mbps Full-Duplex Throughput

On-Board Bit Error-Rate Tester (BERT)

Diagnostic Loopbacks in Both Directions

Local Bus Supports PCI Bridging

33MHz 32-Bit PCI Interface

Full Suite of Driver Code

APPLICATIONS

Routers

xDSL Access Multiplexers (DSLAMs)

Clear-Channel (unchannelized) T1/E1

Clear-Channel (unchannelized) T3/E3

SONET/SDH Path Overhead Termination

High-Density V.35 Terminations

High-Speed Links such as HSSI

ORDERING INFORMATION

PART

DS3131

TEMP RANGE

0擄C to +70擄C

PIN-PACKAGE

272 PBGA

FUNCTIONAL DIAGRAM

RECEIVE DIRECTION

TRANSMIT DIRECTION

RC0

RD0

TC0

TD0

RC1

RD1

TC1

TD1

RC2

RD2

TC2

TD2

40-BIT SYNCHRONOUS

HDLC CONTROLLERS

PCLK

PRST

PAD[31:0]

PCBE[3:0]

PPAR

PFRAME

PIRDY

PTRDY

PSTOP

PIDSEL

PDEVSEL

PREQ

PGNT

PPERR

PSERR

PXAS

PXDS

PXBLAST

DMA BLOCK

RC39

RD39

TC39

TD39

LAYER 1 BLOCK

FIFO BLOCK

PCI BLOCK

LOCAL BUS BLOCK

INTERNAL CONTROL BUS

LA[19:0]

LD[15:0]

LWR(

LR

/W)

LRD(LDS)

LIM

BERT

DS3131

JTRST

JTDI

JTMS

JTCLK

JTDO

JTAG TEST

ACCESS

LINT

LRDY

LMS

LCS

LHOLD(LBR)

LHLDA(

LBG

)

LBGACK

LCLK

LBHE

LBPXS

PIN NAMES IN ( )

ARE ACTIVE WHEN

THE DEVICE IS IN

THE MOT MODE

(i.e., LIM = 1).

Note:

Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device

may be simultaneously available through various sales channels. For information about device errata, click here:

www.maxim-ic.com/errata.

1 of 33

111802

next

DS3131DK相關(guān)型號(hào)PDF文件下載

• 型號(hào)
  版本
  描述
  廠(chǎng)商
  下載
• DS31
  英文版
  Lumileds P3 Series TS AlInGaP Chips
  LUMILEDS [...
  DS31
• DS319
  英文版
  Two-Way Power Divider 10500 MHz
  ETC
  DS319
• DS319
  英文版
  Two-Way Power Divider 10500 MHz
  DS319
• DS3100
  英文版
  Stratum 3/3E Timing Card IC
  MAXIM [Max...
  DS3100
• DS3101
  英文版
  Stratum 3/3E Timing Card IC
  DALLAS [Da...
  DS3101
• DS3102
  英文版
  Stratum 3 Timing Card IC with Synchronous Ethernet Support
  MAXIM [Max...
  DS3102
• DS3104
  英文版
  Line Card Timing IC with Synchronous Ethernet Support
  MAXIM [Max...
  DS3104
• DS3105
  英文版
  Line Card Timing IC
  MAXIM [Max...
  DS3105
• DS3106
  英文版
  Line Card Timing IC
  
  DS3106
• DS3112
  英文版
  TEMPE T3/E3 Multiplexer 3.3V T3/E3 Framer and M13/E13/G.747 ...
  
  DS3112
• DS3112
  英文版
  TEMPE T3/E3 Multiplexer 3.3V T3/E3 Framer and M13/E13/G.747 ...
  DALLAS [Da...
  DS3112
• DS3120
  英文版
  28 Channel Framer
  
  DS3120
• DS312N
  英文版
  Industrial Control IC
  ETC
  DS312N
• DS312N
  英文版
  Industrial Control IC
  DS312N
• DS3131
  英文版
  40-Port.Unchannelized Bit-Synchronous HDLC
  ETC
  DS3131
• DS3131
  英文版
  
  DS3131
• DS3134
  英文版
  Chateau Channelized T1 And E1 And HDLC Controller
  
  DS3134
• DS3134
  英文版
  Chateau Channelized T1 And E1 And HDLC Controller
  DALLAS [Da...
  DS3134
• DS3141
  英文版
  Single/Dual/Triple/Quad DS3/E3 Framers
  
  DS3141
• DS3141
  英文版
  Single/Dual/Triple/Quad DS3/E3 Framers
  DALLAS [Da...
  DS3141

您可能感興趣的PDF文件資料

• DS3184N
• DS3120
• DS31256
• DS3100
• DS3104
• DS3150
• DS3151
• DS3152N
• DS31
• DS3102GN+
• DS3102GN
• DS3102DK

熱門(mén)IC型號(hào)推薦

• DS90CF364MTD
• DL0165R
• D8259AC-2
• DDZ9690-7
• DXP18BN5014TL
• DFLT6V0A-7
• DMN2004TK-7
• DMP2035U-7
• DS90CR216MTD
• DA2J10100L
• DTC144EET1G
• DS8921N