音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

DS26102 Datasheet

  • DS26102

  • 16-Port TDM-to-ATM PHY

  • 64頁(yè)

  • ETC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

DS26102
16-Port TDM-to-ATM PHY
www.maxim-ic.com
GENERAL DESCRIPTION
On the transmit side, the DS26102 receives ATM cells
from an ATM device through a UTOPIA II interface,
provides cell buffering (up to 4 cells), HEC generation
and insertion, cell scrambling, and converts the data
to a serial stream appropriate for interfacing to a
T1/E1 framer or transceiver. On the receive side, the
DS26102 receives a TDM stream from a T1/E1 framer
or transceiver; searches for the cell alignment; verifies
the HEC; provides cell filtering, descrambling, and cell
buffering; and passes the cells to an ATM device
through the UTOPIA II interface. Other low-level traffic
management functions are selectable for the transmit
and receive paths. The DS26102 can also be used in
fractional T1/E1 applications.
The DS26102 maps ATM cells to T1/E1 TDM frames
as per the ATM Forum Specifications af-phy-0016.000
and af-phy-0064.000. In the receive direction, the cell
delineation mechanism used for finding ATM cell
boundary within T1/E1 frame is performed as per ITU
I.432. The DS26102 provides a mapping solution for
up to 16 T1/E1 TDM ports. The terms physical layer
(PHY) and line side are used synonymously in this
document and refer to the device interfacing with the
line side of the DS26102. The terms ATM layer and
system side are used synonymously and refer to the
DS26102鈥檚 UTOPIA II interface.
FEATURES
摟
摟
摟
摟
摟
摟
摟
摟
摟
摟
摟
摟
摟
摟
摟
摟
摟
摟
Supports 16 T1/E1 TDM Ports
Supports Fractional T1/E1
Compliant to ATM Forum Specifications for ATM
Over T1 and E1
Standard UTOPIA II Interface to the ATM Layer
Configurable UTOPIA Address Range
Configurable Tx FIFO Depth to 2, 3, or 4 Cells
Optional Payload Scrambling in Transmit
Direction and Descrambling in Receive Direction
per ITU I.432
Optional HEC Insertion in Transmit Direction with
Programmable COSET Polynomial Addition
HEC-Based Cell Delineation
Single-Bit HEC Error Correction in the Receive
Direction
Receive HEC-Errored Cell Filtering
Receive Idle/Unassigned Cell Filtering
User-Definable Cell Filtering
8-Bit Mux/Nonmux, Motorola/Intel Microprocessor
Interface
Internal Clock Generator Eliminates External
High-Speed Clocks
Internal One-Second Timer
Detects/Reports Up to Eight External Status
Signals with Interrupt Support
IEEE 1149.1 JTAG Boundary Scan Support
17mm x 17mm, 256-Pin CSBGA
摟
FUNCTIONAL DIAGRAM
Features continued on page 5.
APPLICATIONS
DSLAMS
ATM Over T1/E1
Routers
IMA
16 TDM
PORTS
DS26102
UTOPIA II
ORDERING INFORMATION
PART
DS26102
TEMP RANGE
-40擄C to +85擄C
PIN-PACKAGE
256 CSBGA
Note:
Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device
may be simultaneously available through various sales channels. For information about device errata, click here:
www.maxim-ic.com/errata.
1 of 64
REV: 021403

DS26102 產(chǎn)品屬性

  • Maxim Integrated Products

  • + 85 C

  • - 40 C

  • CSBGA-256

DS26102相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門(mén)IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù)：
賣(mài)家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！