音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

DP80C51 Datasheet

  • DP80C51

  • Pipelined High Performance 8-bit Microcontroller

  • 10頁

  • DCD

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

DP80C51
Pipelined High Performance
8-bit Microcontroller
ver 4.01
OVERVIEW
DP80C51 is an
ultra high performance,
speed optimized
soft core of a single-chip 8-
bit embedded controller dedicated for opera-
tion with
fast
(typically on-chip) and
slow
(off-
chip)
memories.
The core has been designed
with a special concern for
performance to
power consumption
ratio. This ratio is ex-
tended by an advanced power management
unit
PMU.
DP80C51 soft core is 100% binary and
pin compatible
with the industry standard
8051 8-bit microcontroller. There are two con-
figurations of the DP80C51:
Harward,
where
external data and program buses are sepa-
rated, and
von Neumann,
with common pro-
gram and external data bus. DP80C51 has
Pipelined RISC architecture up to
10 times
faster
compared to standard architecture and
executes
85-200 million instructions
per
second. This performance can also be ex-
ploited to great advantage in
low power
appli-
cations where the core can be clocked over ten
times more slower than the original implemen-
tation for no performance penalty.
DP80C51 is delivered with
fully auto-
mated testbench
and
complete set of tests
allowing easy package validation at each stage
of SoC design flow.
鈼?/div>
鈼?/div>
鈼?/div>
CPU FEATURES
100% pin compatible with industry standard
8051
100% software compatible with industry
standard 8051
Pipelined RISC architecture enables to
execute instructions up to 10 times faster
compared to standard 8051
24 times faster multiplication
12 times faster addition
Up to 256 bytes of internal (on-chip) Data
Memory
Up to 64K bytes of internal (on-chip) or
external (off-chip) Program Memory
Up to 64K bytes of external (off-chip) Data
Memory
User programmable Program Memory Wait
States solution for wide range of memories
speed
User programmable External Data Memory
Wait States solution for wide range of
memories speed
Dedicated signal for Program Memory
writes.
Interface for additional Special Function
Registers
鈼?/div>
鈼?/div>
鈼?/div>
鈼?/div>
鈼?/div>
鈼?/div>
鈼?/div>
鈼?/div>
鈼?/div>
All trademarks mentioned in this document
are trademarks of their respective owners.
http://www.DigitalCoreDesign.com
http://www.dcd.pl
Copyright 1999-2007 DCD 鈥?Digital Core Design. All Rights Reserved.

DP80C51相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！