DM74S51 Dual 2-Wide 2-Input AND-OR-INVERT Gate
August 1986
Revised April 2000
DM74S51
Dual 2-Wide 2-Input AND-OR-INVERT Gate
General Description
This device contains two independent combinations of
gates each of which performs the logic AND-OR-INVERT
function.
Ordering Code:
Order Number
DM74S51N
Package Number
N14A
Package Description
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Connection Diagram
Function Table
Y
=
AB
+
CD
Inputs
A
H
X
B
H
X
All other
combinations
H
=
HIGH Logic Level
L
=
LOW Logic Level
X
=
Either LOW or HIGH Logic Level
Output
C
X
H
D
X
H
Y
L
L
H
漏 2000 Fairchild Semiconductor Corporation
DS006454
www.fairchildsemi.com