音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

DM74LS164 Datasheet

  • DM74LS164

  • 8-Bit Serial In/Parallel Out Shift Register

  • Fairchild

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

DM74LS164 8-Bit Serial In/Parallel Out Shift Register
August 1986
Revised April 2000
DM74LS164
8-Bit Serial In/Parallel Out Shift Register
General Description
These 8-bit shift registers feature gated serial inputs and
an asynchronous clear. A low logic level at either input
inhibits entry of the new data, and resets the first flip-flop to
the low level at the next clock pulse, thus providing com-
plete control over incoming data. A high logic level on
either input enables the other input, which will then deter-
mine the state of the first flip-flop. Data at the serial inputs
may be changed while the clock is HIGH or LOW, but only
information meeting the setup and hold time requirements
will be entered. Clocking occurs on the LOW-to-HIGH level
transition of the clock input. All inputs are diode-clamped to
minimize transmission-line effects.
Features
s
Gated (enable/disable) serial inputs
s
Fully buffered clock and serial inputs
s
Asynchronous clear
s
Typical clock frequency 36 MHz
s
Typical power dissipation 80 mW
Ordering Code:
Order Number
DM74LS164M
DM74LS164N
Package Number
M14A
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter 鈥淴鈥?to the ordering code.
Connection Diagram
Function Table
Inputs
Clear
L
H
H
H
H
Clock
X
L
鈫?/div>
鈫?/div>
鈫?/div>
A
X
X
H
L
X
B
X
X
H
X
L
Q
A
L
Q
A0
H
L
L
Outputs
Q
B
L
Q
B0
Q
An
Q
An
Q
An
...
...
...
...
...
...
Q
H
L
Q
H0
Q
Gn
Q
Gn
Q
Gn
H
=
HIGH Level (steady state)
L
=
LOW Level (steady state)
X
=
Don't Care (any input, including transitions)
鈫?=
Transition from LOW-to-HIGH level
Q
A0
, Q
B0
, Q
H0
=
The level of Q
A
, Q
B
, or Q
H
, respectively, before the
indicated steady-state input conditions were established.
Q
An
, Q
Gn
=
The level of Q
A
or Q
G
before the most recent
鈫?/div>
transition of the
clock; indicates a one-bit shift.
漏 2000 Fairchild Semiconductor Corporation
DS006398
www.fairchildsemi.com

DM74LS164 PDF文件相關(guān)型號(hào)

DM74LS164

DM74LS164相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    Hex Inverters with Schmitt Trigger Inputs
    NSC
  • 英文版
    Hex Inverters with Schmitt Trigger Inputs
    NSC [Natio...
  • 英文版
    Quad 2-Input NAND Gates
    FAIRCHILD
  • 英文版
    Quad 2-Input NAND Gates
    FAIRCHILD ...
  • 英文版
    Quad 2-Input NAND Gates with Open-Collector Outputs
    NSC
  • 英文版
    Quad 2-Input NAND Gates with Open-Collector Outputs
    NSC [Natio...
  • 英文版
    Quad 2-Input NOR Gates
    FAIRCHILD
  • 英文版
    Quad 2-Input NOR Gates
    FAIRCHILD ...
  • 英文版
    Quad 2-Input NAND Gates with Open-Collector Outputs
    FAIRCHILD
  • 英文版
    Quad 2-Input NAND Gates with Open-Collector Outputs
    FAIRCHILD ...
  • 英文版
    Hex Inverting Gates
    FAIRCHILD
  • 英文版
    Hex Inverting Gates
    FAIRCHILD ...
  • 英文版
    DM5405/DM7405 Hex Inverters with Open-Collector Outputs
    NSC
  • 英文版
    Hex Inverters with Open-Collector Outputs
    FAIRCHILD
  • 英文版
    DM5405/DM7405 Hex Inverters with Open-Collector Outpu...
    NSC [Natio...
  • 英文版
    Hex Inverters with Open-Collector Outputs
    FAIRCHILD ...
  • 英文版
    Hex Inverting Buffers with High Voltage Open-Collector Outpu...
    FAIRCHILD
  • 英文版
    Hex Inverting Buffers with High Voltage Open-Collector Outpu...
    FAIRCHILD ...
  • 英文版
    Hex Buffers with High Voltage Open-Collector Outputs
    FAIRCHILD
  • 英文版
    Hex Buffers with High Voltage Open-Collector Outputs
    FAIRCHILD ...

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù):
賣(mài)家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn),您的參與是維庫(kù)提升服務(wù)的動(dòng)力!意見(jiàn)一經(jīng)采納,將有感恩紅包奉上哦!