音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

DINT2FP Datasheet

  • DINT2FP

  • Integer to Floating Point Pipelined Converter

  • 2頁

  • DCD

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

DINT2FP
Integer to Floating Point Pipelined Converter
ver 2.32
OVERVIEW
The DINT2FP is the
pipelined
integer to
floating point converter. The input and output
numbers format is according to IEEE-754
standard. DINT2FP supports double word
integers (4 Bytes) and single precision real
numbers. Convert operation is pipelined to 3
levels. Input data are fed every clock cycle.
The first result appears after latency equal to
3 clock periods and next results are available
each clock
cycle. Full precision and accu-
racy are accomplished.
鈼?/div>
Fully synthesizable, static synchronous
design with no internal tri-states
DELIVERABLES
鈾?/div>
Source code:
鈼?/div>
VHDL Source Code or/and
鈼?/div>
VERILOG Source Code or/and
鈼?/div>
Encrypted, or plain text EDIF netlist
VHDL & VERILOG test bench environ-
ment
鈼?/div>
Active-HDL automatic simulation mac-
ros
鈼?/div>
ModelSim automatic simulation macros
鈼?/div>
NCSim automatic simulation macros
鈼?/div>
Tests with reference responses
Technical documentation
鈼?/div>
Installation notes
鈼?/div>
HDL core specification
鈼?/div>
Datasheet
Synthesis scripts
Example application
Technical support
鈼?/div>
IP Core implementation support
鈼?/div>
3 months maintenance
鈼?/div>
鈼?/div>
鈼?/div>
鈾?/div>
APPLICATION
鈼?/div>
鈼?/div>
鈼?/div>
鈼?/div>
Math coprocessors
DSP algorithms
Embedded arithmetic coprocessor
Data processing & control
鈾?/div>
鈾?/div>
鈾?/div>
鈾?/div>
KEY FEATURES
鈼?/div>
鈼?/div>
鈼?/div>
鈼?/div>
鈼?/div>
鈼?/div>
鈼?/div>
鈼?/div>
鈼?/div>
Full IEEE-754 compliance
Double word integer input numbers (4
Bytes)
Single precision real output numbers
Simple interface
No programming required
3 levels pipelining
Full accuracy and precision
Results available at every clock
Fully configurable
Delivery the IP Core updates, minor
and major versions changes
Delivery the documentation updates
Phone & email support
LICENSING
Comprehensible and clearly defined licensing
methods without royalty fees make using of
IP Core easy and simply.
Single Design
license allows using IP Core in
single FPGA bitstream and ASIC implemen-
http://www.DigitalCoreDesign.com
http://www.dcd.pl
All trademarks mentioned in this document
are trademarks of their respective owners.
Copyright 1999-2007 DCD 鈥?Digital Core Design. All Rights Reserved.

DINT2FP相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Integer to Floating Point Pipelined Converter
    DCD
  • 英文版
    Integer to Floating Point Pipelined Converter
    DCD [Digit...

您可能感興趣的PDF文件資料

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！