Semiconductor
DG181 thru DG191
High-Speed Drivers with JFET Switch
Description
The DG181 thru DG191 series of analog gates consist of 2
or 4 N-channel junction-type 鏗乪ld-effect transistors (JFET)
designed to function as electronic switches. Level-shifting
drivers enable low-level inputs (0.8V to 2V) to control the
ON-OFF state of each switch. The driver is designed to
provide a turn-off speed which is faster than turn-on speed,
so that break-before-make action is achieved when
switching from one channel to another. In the ON state, each
switch conducts current equally well in both directions. In the
OFF condition, the switches will block voltages up to 20V
peak-to-peak. Switch-OFF input-output isolation 50dB at
10MHz, due to the low output impedance of the FET-gate
driving circuit.
T
UCT
ROD RODUC
P
5
LETE
TE P
April 1999
BSO BSTITU 9, HI-5041
O
SU
515
504
IBLE 185: HI--5051, IHH5043
S
POS
DG
0, I
, HI
184,: DG403 , HI-039
Features
DG 90
43
DG1 91: HI-50
鈥?Constant ON-Resistance for Signals to
鹵10V
(DG182,
DG1
DG185, DG188, DG191), to
鹵7.5V
(All Devices)
鈥?/div>
鹵15V
Power Supplies
鈥?<2nA Leakage from Signal Channel in Both ON and
OFF States
鈥?TTL, DTL, RTL Direct Drive Compatibility
鈥?t
ON
, t
OFF
<150ns, Break-Before-Make Action
鈥?Cross-Talk and Open Switch Isolation >50dB at 10MHz
(75鈩?Load)
Functional Diagrams (Typical Channel)
DG186, DG187, DG188 - ONE AND TWO CHANNEL
SPDT AND SPST CIRCUIT CONFIGURATION
V
L
V+
DG183, DG184, DG185 - TWO CHANNEL DPST
CIRCUIT CONFIGURATION
V
L
V+
IN
S
1
D
1
IN
S
D
S
2
D
2
S
D
GND
V-
GND
V-
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.
Copyright
漏
Harris Corporation 1999
File Number
3114.4
1
next