DECIMATE鈩?/div>
Data Sheet
May 1999
File Number
3368.1
Intersil HSP43220 Decimating Digital Filter
Development Software
Intersil DECIMATE Development Software assists the design
engineer to prototype designs for the Intersil HSP43220
Decimating Digital 鏗乴ter (DDF). Developed speci鏗乧ally for the
DDF, this software consists of three integrated modules:
DDF Design, DDF Simulator and DDF PROM. The Design
module designs a 鏗乴ter from a set of user speci鏗乧ations for
the DDF. The Simulator module models the DDF鈥檚 internal
operation. The PROM module uses the device con鏗乬uration
created by the Design module to build a PROM data 鏗乴e that
can be used to store and download the DDF con鏗乬uration.
Frequency response curves are then displayed showing the
resulting responses in the HDF, FIR and for the entire chip
using the given 鏗乴ter design. Figure 2 is a typical display. The
user may save this frequency response data for further
analysis. The design module also creates a report 鏗乴e
documenting the 鏗乴ter design and providing the coef鏗乧ients
and setup register values for programming the device.
DDF Simulator
The simulator provides an accurate simulation of the device
before any hardware is built. It can be used to simulate any
鏗乴ter designed with DECIMATE. The simulator takes into
account the 鏗亁ed point bus widths and pipeline delays for
every element in the DDF.
The simulator provides the user with an input signal which
can be used to stimulate the 鏗乴ter. This signal is created from
the options shown in Table 1. The user can select a pure
step, impulse, cosine, chirp, uniform or Gaussian noise as
the input signal, or a more complex signal can be generated
by combining that data with an option selected from the
Signal #2 column, with the combining operator chosen from
the middle column. The user can also import a signal from
an outside source.
TABLE 1.
DDF System Design
The DDF consists of two stages: a High Decimation Filter
(HDF) and a Finite Impulse Response (FIR) filter. Together
these provide a unique narrow band, low pass filter. Because of
this unique architecture, special software is required to
configure the device for a given set of filter parameters. This
software uses system level filter parameters (listed below) to
perform the trade off analysis and calculate the values for the
DDF鈥檚 Configuration Registers and FIR coefficients.
Design speci鏗乧ations are supplied by the user in terms of:
1. Input sample frequency.
2. Required output sample frequency.
3. Passband signal bandwidth.
4. Transition bandwidth.
5. Amount of attenuation allowed in the passband.
6. Amount of stopband attenuation required for signals
outside of the band of interest.
This information is entered into a menu screen (See Figure
1), providing immediate feedback on the design validity. The
design module calculates the order of the HDF, HDF
decimation required, the FIR input data rate, minimum clock
frequency for the FIR, FIR order and decimation required in
the FIR.
The design module will then generate the FIR 鏗乴ter. Four
different methods are provided for the FIR design:
1. A Standard FIR automatically designed by the module
using the Parks-McClellan method to compute the
coef鏗乧ients of an equiripple (Chebyshev) 鏗乴ter.
2. Any FIR imported into the Design module from another
FIR design program.
3. A precompensated FIR which is automatically designed
by the module to compensate for the roll-off in the
passband of the HDF frequency response.
4. The FIR may also be bypassed in which case the optimal
HDF is designed from the user speci鏗乧ations.
SIGNAL #1
Step
Impulse
COSlNE
Chirp
Uniform Noise
Gaussian Noise
OPERATION
SIGNAL #2
Step
No Operation
Add
Concatenate
Multiply
Impulse
COSINE
Chirp
Uniform Noise
Gaussian Noise
Imported From Outside
Probes are provided to select specific areas to graphically
display data values, as well as save into data files for further
processing. The DDF Simulator has two levels; the DDF
Simulator Specification Screen and the DDF Simulator Main
Screen.
The Speci鏗乧ation Screen (see Figure 3) is used to input the
simulation parameters. The user selects display modes in
either continuous or decimated format and data formats in
either decimal or hexadecimal. The Speci鏗乧ation Screen
also provides for selection of the input signal.
The simulator main screen (see Figure 4) de鏗乶es the
simulator test probes and displays the data values per clock
cycle. The interactive simulator screen consists of the
HSP43220 Block Diagram, test probes and register
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright 漏 Intersil Corporation 1999
DECIMATE鈩?is a trademark of Intersil Corporation.
1
2
3
4
5
