音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

CYV15G0404DXB Datasheet

  • CYV15G0404DXB

  • Independent Clock Quad HOTLink II⑩ Transceiver with Reclock...

  • 798.95KB

  • 43頁(yè)

  • CYPRESS

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

PRELIMINARY
CYV15G0404DXB
Independent Clock Quad HOTLink II鈩?Transceiver
with Reclocker
Features
鈥?Quad channel transceiver for 195- to 1500-MBaud serial
signaling rate
鈥?Aggregate throughput of up to 12 Gbits/second
鈥?Second-generation HOTLink
廬
technology
鈥?Compliant to multiple standards
鈥?SMPTE-292M, SMPTE-259M, DVB-ASI, Fibre
Channel, ESCON and Gigabit Ethernet (IEEE802.3z)
鈥?10 bit uncoded data or 8B/10B coded data
鈥?Truly independent channels
鈥?Each channel can perform reclocker function
鈥?Each channel can operate at a different signaling
rate
鈥?Each channel can transport a different data format
鈥?Internal phase-locked loops (PLLs) with no external
PLL components
鈥?Selectable differential PECL-compatible serial inputs
per channel
鈥?Internal DC-restoration
鈥?Redundant differential PECL-compatible serial outputs
per channel
鈥?No external bias resistors required
鈥?Signaling-rate controlled edge-rates
鈥?Source matched for 50鈩?transmission lines
鈥?MultiFrame鈩?Receive Framer provides alignment
options
鈥?Comma or Full K28.5 detect
鈥?Single or Multi-byte Framer for byte alignment
鈥?Low-latency option
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Selectable input/output clocking options
Synchronous LVTTL parallel interface
JTAG boundary scan
Built-In Self-Test (BIST) for at-speed link testing
Per-channel Link Quality Indicator
鈥?Analog signal detect
鈥?Digital signal detect
Low-power 3W @ 3.3V typical
Single 3.3V supply
256-ball thermally enhanced BGA
0.25碌 BiCMOS technology
JTAG device ID 鈥?C811069鈥檟
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Functional Description
The CYV15G0404DXB Independent Clock Quad HOTLink II鈩?/div>
Transceiver is a point-to-point or point-to-multipoint communi-
cations building block enabling transfer of data over a variety
of high-speed serial links including SMPTE 292, SMPTE 259
and DVB-ASI video applications. The signaling rate can be
anywhere in the range of 195 to 1500 MBaud per serial link.
Each channel operates independently with its own reference
clock allowing different rates. Each transmit channel accepts
parallel characters in an Input Register, encodes each
character for transport, and then converts it to serial data.
Each receive channel accepts serial data and converts it to
parallel data, decodes the data into characters, and presents
these characters to an Output Register. The received serial
data can also be reclocked and retransmitted through the
serial outputs.
Figure 1
illustrates typical connections between
independent video co-processors and corresponding
CYV15G0404DXB chips.
10
10
10
10
10
10
10
10
10
10
10
Cable
Connections
Serial Links
10
Independent
Channel
CYV15G0404DXB
Reclocker
Serial Links
Serial Links
10
Independent
Channel
CYV15G0404DXB
Reclocker
10
10
10
Serial Links
Figure 1. HOTLink II鈩?System Connections
Cypress Semiconductor Corporation
Document #: 38-02097 Rev. **
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
,
CA 95134
鈥?/div>
408-943-2600
Revised June 04, 2004
Video Coprocessor
Video Coprocessor

CYV15G0404DXB相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！