鈻?/div>
Overview
The CapSense Express
TM
controller allows the control of 10 IOs
configurable as capacitive sensing buttons or as GPIOs for
driving LEDs or interrupt signals based on various button
conditions. The GPIOs are also configurable for waking up the
device from sleep based on an interrupt input.
The user has the ability to configure buttons, outputs, and
parameters, through specific commands sent to the I
2
C port. The
IOs have the flexibility in mapping to capacitive buttons and as
standard GPIO functions such as interrupt output or input, LED
drive and digital mapping of input to output using simple logical
operations. This enables easy PCB trace routing and reduces
the PCB size and stack up. CapSense Express products are
designed for easy integration into complex products.
10 configurable IOs supporting
鉂?/div>
CapSense buttons
鉂?/div>
LED drive
鉂?/div>
Interrupt outputs
鉂?/div>
WAKE on interrupt input
鉂?/div>
User defined input or output
2.4V to 5.25V operating voltage
Industrial temperature range: 鈥?0擄C to +85擄C
I
2
C slave interface for configuration and communication
鉂?/div>
Selectable to 50 kHz, 100 kHz and 400 kHz
Reduce BOM cost
鉂?/div>
Internal oscillator - no external oscillators or crystal
鉂?/div>
Free development tool - no external tuning components
Low operating current
鉂?/div>
Active current: continuous sensor scan: 1.5 mA
鉂?/div>
Sleep current: no scan, continuous sleep: 2.6 uA
Available in 16-pin COL and 16-pin SOIC packages
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
Architecture
The logic block diagram illustrates the internal architecture of
CY8C20110.
The user is able to configure registers with parameters needed
to adjust the operation and sensitivity of the CapSense system.
CY8C20110 supports a standard I
2
C serial communication
interface that allows the host to configure the device and to read
sensor information in real time through easy register access.
鈻?/div>
鈻?/div>
The CapSense Express Core
The CapSense Express Core has a powerful configuration and
control block. It encompasses SRAM for data storage, an
interrupt controller, along with sleep and watchdog timers.
System resources provide additional capability, such as a config-
urable I
2
C slave communication interface and various system
resets. The Analog system contains the CapSense PSoC block
which supports capacitive sensing of up to 10 inputs.
Cypress Semiconductor Corporation
Document Number: 001-17345 Rev. *B
鈥?/div>
198 Champion Court
鈥?/div>
San Jose
,
CA 95134-1709
鈥?408-943-2600
Revised March 11, 2008
[+] Feedback
next
CY8C20110_08相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
20-, 40-, and 60-Bit I/O Expander with EEPROM(帶EEPROM的20,...
-
英文版
20-, 40-, and 60-Bit I/O Expander with EEPROM(帶EEPROM的20,...
-
英文版
20-, 40-, and 60-Bit I/O Expander with EEPROM(帶EEPROM的20,...
-
英文版
CapSenseLITE - 10 Configurable IOs
CYPRESS
-
英文版
CapSenseLITE - 10 Configurable IOs
CYPRESS [C...
-
英文版
CapSense Express⑩ - 4 Configurable IOs
CYPRESS
-
英文版
CapSense Express⑩ - 4 Configurable IOs
CYPRESS [C...
-
英文版
CapSense Express⑩ - 4 Configurable IOs
CYPRESS
-
英文版
CapSense Express⑩ - 4 Configurable IOs
CYPRESS [C...
-
英文版
CapSense Express ⑩-6 Configurable IOs
CYPRESS
-
英文版
CapSense Express ⑩-6 Configurable IOs
CYPRESS [C...
-
英文版
CapSense Express⑩ -8 Configurable IOs
CYPRESS
-
英文版
CapSense Express⑩ -8 Configurable IOs
CYPRESS [C...
-
英文版
CapSense Express⑩ -10 Configurable IOs with Slider
CYPRESS
-
英文版
CapSense Express⑩ -10 Configurable IOs with Slider
CYPRESS [C...
-
英文版
PSoC㈢ Mixed-Signal Array
CYPRESS
-
英文版
PSoC㈢ Mixed-Signal Array
CYPRESS [C...
-
英文版
PSoC㈢ Mixed-Signal Array
CYPRESS
-
英文版
PSoC㈢ Mixed-Signal Array
CYPRESS [C...
-
英文版
PSoC㈢ Mixed-Signal Array
CYPRESS