音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

CY7C53150L-64AI Datasheet

  • CY7C53150L-64AI

  • 3.3V Neuron Chip Network Processor

  • 497.36KB

  • 14頁

  • CYPRESS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

CY7C53120L8
CY7C53150L
3.3V Neuron
廬
Chip Network Processor
Features
鈥?3.3V operation
鈥?Three 8-bit pipelined processors for concurrent
processing of application code and network traffic
鈥?Hardware UART/SPI interface
鈥?Eleven-pin I/O port programmable in 38 modes for fast
application program development. I/O port is 5V input
tolerant
鈥?Two 16-bit timer/counters for measuring and gener-
ating I/O device waveforms
鈥?Five-pin communication port that supports direct
connect and network transceiver interfaces, and
operates at 3.3V or 5V
鈥?Programmable pull-ups on IO4鈥揑O7 and 20-mA sink
current on IO0鈥揑O3
鈥?Unique 48-bit Neuron ID number in every device to facil-
itate network installation and management
鈥?/div>
0.35-碌m Flash process technology
鈥?On-chip LVD circuit with programmable trip point and
digital filter settings
鈥?Programmable Pulse Stretching reset
鈥?4,096 bytes of SRAM for buffering network data,
system, and application data storage
鈥?2.75 KBytes (CY7C53150L), 8KBytes (CY7C53120L8) of
Flash memory with on-chip charge pump for flexible
storage of configuration data and application code
鈥?Addresses up to 56 KBytes of external memory
(CY7C53150L)
鈥?/div>
16 KBytes (CY7C53120L8) of ROM containing LonTalk
錚?/div>
network protocol firmware
鈥?Maximum input clock operation of 20MHz over 鈥?0擄C
to 85擄C
[1]
temperature range
鈥?64-pin TQFP package (CY7C53150L)
鈥?32-pin SOIC or 44-pin TQFP package (CY7C53120L8)
Logic Block Diagram
Media Access
Control Processor
Network
Processor
Application
Processor
4KBytes RAM
Flash
ROM
(CY7C53120L8)
Internal
Data Bus
(0:7)
Internal
Address Bus
(0:15)
Functional Description
The 3.3V Neuron
錚?/div>
chip (CY7C53120L8/3150L) is a low-power
version of the 5V Neuron chip with a number of feature
enhancements. The CY7C53120L8/3150L Neuron chip imple-
ments a device for LonWorks
錚?/div>
distributed intelligent control
networks. It incorporates, on a single chip, the necessary
communication and control functions, both in hardware and
firmware, that facilitate the design of a LonWorks device.
The CY7C53120L8/3150L supports all the functionality of the
5V CY7C531x0 Neuron chip. Additionally it features 4KBytes
of RAM, 8KBytes of Flash memory (CY7C53120L8), and
hardware UART/SPI. The CY7C53120L8/3150L has an 11-pin
configurable I/O block. The I/Os are all 5V-tolerant to allow
interfacing to TTL Compatible 5V components and microcon-
trollers.
The CY7C53120L8/3150L contains a very flexible five-pin
communication port that can be configured to interface with a
wide variety of media transceivers at a wide range of data
rates. The communication port can operate at either 3.3V or
5V. In 5V mode the communication port is completely
backward compatible with existing 5V transceivers. The most
common transceiver types are twisted-pair, powerline, RF, IR,
fiber-optics, and coaxial.
The CY7C53150L incorporates an external memory interface
that can address up to 56KBytes with 8KBytes of the address
space mapped internally. LonWorks devices that require large
application programs can take advantage of this external
memory capability.
Services at every layer of the OSI networking reference model
are implemented in the LonTalk firmware-based protocol
stored in 16KBytes ROM (CY7C53120L8), or off-chip memory
(CY7C53150L). The firmware also contains 38 prepro-
grammed I/O drivers, simplifying application programming.
The application program is stored in the Flash memory
(CY7C53120L8) and/or off-chip memory (CY7C53150L), and
may be updated by downloading over the network.
Communications
Port
Two Timer/Counters
4-pin UART/SPI
I/O Block
Oscillator,
Clock, and
Control
CLK1
CLK2
SERVICE
RESET
IO10
:
IO7
IO6
:
IO0
CP4
CP0
External Address and
Data Bus (CY7C53150L)
Note:
1. Maximum junction temperature is 105擄C. T
Junction
= T
Ambient
+ V鈥鈥⑽?/div>
JA
. 32-pin SOIC
胃
JA
= 61.07擄C/W. 44-pin TQFP
胃
JA
= 69.5擄C/W. 64-pin TQFP
胃
JA
= 56.15擄C/W.
Cypress Semiconductor Corporation
Document #: 38-10002 Rev. *E
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
,
CA 95134
鈥?/div>
408-943-2600
Revised November 2, 2004

CY7C53150L-64AI相關型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    16K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
    Cypress
  • 英文版
    32K x 8/9 Dual-Port Static RAM
    Cypress
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
  • 英文版
    16K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
    Cypress
  • 英文版
    32K x 8/9 Dual-Port Static RAM
    Cypress
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
  • 英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT...
    CYPRESS
  • 英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT...
    CYPRESS [C...
  • 英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with Sem, Int...
    Cypress
  • 英文版
    16K x 16/18 Dual-Port Static RAM
    Cypress
  • 英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS
  • 英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS [C...
  • 英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS
  • 英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS [C...

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！