音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

CY7C371-66AC Datasheet

  • CY7C371-66AC

  • UltraLogic 32-Macrocell Flash CPLD

  • 541.16KB

  • 11頁

  • CYPRESS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

7c371: Tuesday, May 26, 1992
Revision: August 9, 1995
CY7C371
UltraLogic
t
32 Macrocell Flash CPLD
Features
Functional Description
D
D
D
D
D
32 macrocells in two logic blocks
32 I/O pins
6 dedicated inputs including 2 clock
pins
No hidden delays
High speed
f
MAX
= 143 MHz
t
PD
= 8.5 ns
t
S
= 5 ns
t
CO
= 6 ns
The CY7C371 is a Flash erasable Complex
Programmable Logic Device (CPLD) and
is part of the F
LASH
370 family of high den
sity, high speed CPLDs. Like all members
of the F
LASH
370 family, the CY7C371 is
designed to bring the ease of use and high
performance of the 22V10 to high density
CPLDs.
The 32 macrocells in the CY7C371 are di
vided between two logic blocks. Each logic
block includes 16 macrocells, a 72 x 86
product term array, and an intelligent
product term allocator.
The logic blocks in the F
LASH
370 architec
ture are connected with an extremely fast
and predictable routing resource the
Programmable
Interconnect
Matrix
(PIM). The PIM brings flexibility, rout
ability, speed, and a uniform delay to the
interconnect.
Like all members of the F
LASH
370 family,
the CY7C371 is rich in I/O resources.
Each macrocell in the device features an
associated I/O pin, resulting in 32 I/O pins
on the CY7C371. In addition, there are
four dedicated inputs and two input/clock
pins.
Finally, the CY7C371 features a very sim
ple timing model. Unlike other high den
sity CPLD architectures, there are no hid
den speed delays such as fanout effects, in
terconnect delays, or expander delays. Re
gardless of the number of resources used
or the type of application, the timing pa
rameters on the CY7C371 remain the
same.
D
D
D
Electrically alterable FLASH
technology
Available in 44 pin PLCC, CLCC, and
TQFP packages
Pin compatible with the CY7C372
Logic Block Diagram
INPUTS
CLOCK
INPUTS
4
INPUT
MACROCELLS
2
INPUT/CLOCK
MACROCELLS
2
2
PIM
16 I/Os
I/O
0
-I/O
15
LOGIC
BLOCK
A
16
16
36
36
LOGIC
BLOCK
B
16 I/Os
I/O
16
-I/O
31
16
16
7c371 1
Selection Guide
7C371-143
7C371-110
7C371-83
7C371L-83
7C371-66
7C371L-66
Maximum Propagation Delay, t
PD
(ns)
Minimum Set Up, t
S
(ns)
Maximum Clock to Output, t
CO
(ns)
Maximum Supply
Current,
Current I
CC
(mA)
Commercial
Military/Ind.
8.5
5
6
220
10
6
6.5
175
12
10
10
175
220
12
10
10
90
110
15
12
12
175
220
15
12
12
90
110
Shaded area contains preliminary information.
Cypress Semiconductor Corporation
D
3901 North First Street
1
D
San Jose
D
CA 95134
D
408-943-2600
December 1993 - Revised August 1995

CY7C371-66AC相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！