音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

CY7C1303AV25 Datasheet

  • CY7C1303AV25

  • 18-Mb Burst of 2 Pipelined SRAM with QDR? Architecture

  • 20頁(yè)

  • CYPRESS

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

PRELIMINARY
CY7C1303AV25
CY7C1306AV25
18-Mb Burst of 2 Pipelined SRAM with
QDR鈩?Architecture
Features
鈥?Separate independent Read and Write data ports
鈥?Supports concurrent transactions
鈥?167-MHz Clock for high bandwidth
鈥?2.5 ns Clock-to-Valid access time
鈥?2-Word Burst on all accesses
鈥?Double Data Rate (DDR) interfaces on both Read and
Write Ports (data transferred at 333 MHz) @167 MHz
鈥?Two input clocks (K and K) for precise DDR timing
鈥?SRAM uses rising edges only
鈥?Two output clocks (C and C) account for clock skew
and flight time mismatching
鈥?Single multiplexed address input bus latches address
inputs for both Read and Write ports
鈥?Separate Port Selects for depth expansion
鈥?Synchronous internally self-timed writes
鈥?2.5V core power supply with HSTL Inputs and Outputs
鈥?13 x 15 x 1.4 mm 1.0-mm pitch fBGA package, 165 ball
(11x15 matrix) Variable drive HSTL output buffers
鈥?Expanded HSTL output voltage (1.4V鈥?.9V)
鈥?JTAG Interface
鈥?Variable Impedance HSTL
Functional Description
The CY7C1303AV25 and CY7C1306AV25 are 2.5V
Synchronous Pipelined SRAMs equipped with QDR鈩?archi-
tecture. QDR architecture consists of two separate ports to
access the memory array. The Read port has dedicated Data
Outputs to support Read operations and the Write Port has
dedicated Data inputs to support Write operations. Access to
each port is accomplished through a common address bus.
The Read address is latched on the rising edge of the K clock
and the Write address is latched on the rising edge of K clock.
QDR has separate data inputs and data outputs to completely
eliminate the need to 鈥渢urn-around鈥?the data bus required with
common I/O devices. Accesses to the CY7C1303AV25/
CY7C1306AV25 Read and Write ports are completely
independent of one another. All accesses are initiated
synchronously on the rising edge of the positive input clock
(K). In order to maximize data throughput, both Read and
Write ports are equipped with Double Data Rate (DDR) inter-
faces. Therefore, data can be transferred into the device on
every rising edge of both input clocks (K and K) and out of the
device on every rising edge of the output clock (C and C, or K
and K when in single clock mode) thereby maximizing perfor-
mance while simplifying system design. Each address location
is associated with two 18-bit words (CY7C1303AV25) or two
36-bit words (CY7C1306AV25) that burst sequentially into or
out of the device.
Depth expansion is accomplished with a Port Select input for
each port. Each Port Selects allow each port to operate
independently.
All synchronous inputs pass through input registers controlled
by the K or K input clocks. All data outputs pass through output
registers controlled by the C or C input clocks. Writes are
conducted with on-chip synchronous self-timed write circuitry.
Configurations
CY7C1303AV25 鈥?1M x 18
CY7C1306AV25 鈥?512K x 36
Logic Block Diagram (CY7C1303AV25)
D
[17:0]
18
Write
Data Reg
Write Add. Decode
Write
Data Reg
Read Add. Decode
A
(18:0)
Address
Register
19
K
K
CLK
Gen.
512Kx18
Memory
Array
512Kx18
Memory
Array
Address
Register
19
A
(18:0)
Control
Logic
RPS
C
C
Read Data Reg.
36
Vref
WPS
BWS
0
BWS
1
Cypress Semiconductor Corporation
Document #: 38-05493 Rev. *A
鈥?/div>
3901 North First Street
鈥?/div>
Control
Logic
18
18
Reg.
Reg.
18
Reg. 18
18
Q
[17:0]
San Jose
,
CA 95134
鈥?/div>
408-943-2600
Revised June 1, 2004

CY7C1303AV25 PDF文件相關(guān)型號(hào)

CY7C1303AV25-100BZC,CY7C1303AV25-133BZC,CY7C1303AV25-167BZC,CY7C1306AV25,CY7C1306AV25-133BZC

CY7C1303AV25相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    16K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
    Cypress
  • 英文版
    32K x 8/9 Dual-Port Static RAM
    Cypress
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
  • 英文版
    16K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
    Cypress
  • 英文版
    32K x 8/9 Dual-Port Static RAM
    Cypress
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
  • 英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT...
    CYPRESS
  • 英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT...
    CYPRESS [C...
  • 英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with Sem, Int...
    Cypress
  • 英文版
    16K x 16/18 Dual-Port Static RAM
    Cypress
  • 英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS
  • 英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS [C...
  • 英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS
  • 英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS [C...

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！