AV黄片在线看亚洲,五五零一全国最大无码精品视频

25/0251

CY7C09279/89

CY7C09379/89

32K/64K x16/18

Synchronous Dual Port Static RAM

Features

鈥?True dual-ported memory cells which allow simulta-

neous access of the same memory location

鈥?Six Flow-Through/Pipelined devices

鈥?32K x 16/18 organization (CY7C09279/379)

鈥?64K x 16/18 organization (CY7C09289/389)

鈥?Three Modes

鈥?Flow-Through

鈥?Pipelined

鈥?Burst

鈥?Pipelined output mode on both ports allows fast 100-

MHz cycle time

鈥?0.35-micron CMOS for optimum speed/power

鈥?High-speed clock to data access 6.5

[1]

/7.5/9/12 ns (max.)

鈥?Low operating power

鈥?Active = 195 mA (typical)

鈥?Standby = 0.05 mA (typical)

鈥?Fully synchronous interface for easier operation

鈥?Burst counters increment addresses internally

鈥?Shorten cycle times

鈥?Minimize bus noise

鈥?/div>

鈥?Supported in Flow-Through and Pipelined modes

Dual Chip Enables for easy depth expansion

Upper and Lower Byte Controls for Bus Matching

Automatic power-down

Commercial and Industrial temperature ranges

Available in 100-pin TQFP

Pin-compatible and functionally equivalent to IDT70927

and IDT709279

Logic Block Diagram

R/W

L

UB

L

R/W

R

UB

R

CE

0L

CE

1L

LB

L

OE

L

1

0/1

1

0/1

0

CE

0R

CE

1R

LB

R

OE

R

FT/Pipe

L

[2]

0/1

1b 0b 1a 0a

b

a

0a 1a 0b 1b

a

b

0/1

FT/Pipe

R

8/9

[2]

8/9

I/O

8/9L

鈥揑/O

15/17L

[3]

I/O

8/9R

鈥揑/O

15/17R

8/9

15/16

I/O

Control

I/O

Control

8/9

15/16

I/O

0L

鈥揑/O

7/8L

A

0L

鈥揂

14/15L

CLK

L

ADS

L

CNTEN

L

CNTRST

L

[4]

I/O

0R

鈥揑/O

7/8R

Counter/

Address

Register

Decode

Counter/

Address

Register

Decode

A

0R

鈥揂

14/15R

CLK

R

ADS

R

CNTEN

R

CNTRST

R

[4]

[3]

True Dual-Ported

RAM Array

Notes:

1. See page 6 for Load Conditions.

2. I/O

8

鈥揑/O

15

for x16 devices; I/O

9

鈥揑/O

17

for x18 devices.

3. I/O

0

鈥揑/O

7

for x16 devices. I/O

0

鈥揑/O

8

for x18 devices.

4. A

0

鈥揂

14

for 32K; A

0

鈥揂

15

for 64K devices.

For the most recent information, visit the Cypress web site at www.cypress.com

Cypress Semiconductor Corporation

鈥?3901 North First Street 鈥?San Jose 鈥?CA 95134 鈥?408-943-2600

Document #: 38-06040 Rev. *A

Revised December 27, 2002

型號(hào)

版本

描述

廠商

下載
CY7C006

英文版

16K x 8/9 Dual-Port Static RAM with Sem, Int, Busy

Cypress

CY7C006
CY7C007

英文版

32K x 8/9 Dual-Port Static RAM

Cypress

CY7C007
CY7C008

英文版

64K/128K x 8/9 Dual-Port Static RAM

CYPRESS

CY7C008
CY7C008

英文版

64K/128K x 8/9 Dual-Port Static RAM

CYPRESS [C...

CY7C008
CY7C009

英文版

64K/128K x 8/9 Dual-Port Static RAM

CYPRESS

CY7C009
CY7C009

英文版

64K/128K x 8/9 Dual-Port Static RAM

CYPRESS [C...

CY7C009
CY7C016

英文版

16K x 8/9 Dual-Port Static RAM with Sem, Int, Busy

Cypress

CY7C016
CY7C017

英文版

32K x 8/9 Dual-Port Static RAM

Cypress

CY7C017
CY7C018

英文版

64K/128K x 8/9 Dual-Port Static RAM

CYPRESS

CY7C018
CY7C018

英文版

64K/128K x 8/9 Dual-Port Static RAM

CYPRESS [C...

CY7C018
CY7C019

英文版

64K/128K x 8/9 Dual-Port Static RAM

CYPRESS

CY7C019
CY7C019

英文版

64K/128K x 8/9 Dual-Port Static RAM

CYPRESS [C...

CY7C019
CY7C024

英文版

4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT...

CYPRESS

CY7C024
CY7C024

英文版

4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT...

CYPRESS [C...

CY7C024
CY7C025

英文版

4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with Sem, Int...

Cypress

CY7C025
CY7C026

英文版

16K x 16/18 Dual-Port Static RAM

Cypress

CY7C026
CY7C027

英文版

32K/64K x 16/18 Dual-Port Static RAM

CYPRESS

CY7C027
CY7C027

英文版

32K/64K x 16/18 Dual-Port Static RAM

CYPRESS [C...

CY7C027
CY7C028

英文版

32K/64K x 16/18 Dual-Port Static RAM

CYPRESS

CY7C028
CY7C028

英文版

32K/64K x 16/18 Dual-Port Static RAM

CYPRESS [C...

CY7C028

CY7C09279_02 Datasheet

PDF預(yù)覽

CY7C09279_02相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

CY7C09279_02 Datasheet

PDF預(yù)覽

CY7C09279_02相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

建議反饋

PDF糾錯(cuò)X