25/0251
CY7C09159A
CY7C09169A
8K/16K x 9
Synchronous Dual-Port Static RAM
Features
鈥?True dual-ported memory cells which allow simulta-
neous access of the same memory location
鈥?Two Flow-Through/Pipelined devices
鈥?8K x 9 organization (CY7C09159A)
鈥?16K x 9 organization (CY7C09169A)
鈥?Three Modes
鈥?Flow-Through
鈥?Pipelined
鈥?Burst
鈥?Pipelined output mode on both ports allows fast
100-MHz cycle time
鈥?0.35-micron CMOS for optimum speed/power
v
鈥?High-speed clock to data access 6.5
[1]
/7.5/9/12 ns (max.)
鈥?Low operating power
鈥?Active = 200 mA (typical)
鈥?Standby = 0.05 mA (typical)
鈥?Fully synchronous interface for easier operation
鈥?Burst counters increment addresses internally
鈥?Shorten cycle times
鈥?Minimize bus noise
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?Supported in Flow-Through and Pipelined modes
Dual Chip Enables for easy depth expansion
Automatic power-down
Commercial and Industrial temperature ranges
Available in 100-pin TQFP
Logic Block Diagram
R/W
L
OE
L
R/W
R
OE
R
CE
0L
CE
1L
1
0/1
1
0/1
0
0
CE
0R
CE
1R
FT/Pipe
L
I/O
0L
鈥揑/O
8L
0/1
1
0
0
1
0/1
FT/Pipe
R
I/O
0R
鈥揑/O
8R
9
9
I/O
Control
[2]
I/O
Control
13/14
[2]
13/14
A
0
鈥揂
12/13L
CLK
L
ADS
L
CNTEN
L
CNTRST
L
Counter/
Address
Register
Decode
True Dual-Ported
RAM Array
Counter/
Address
Register
Decode
A
0
鈥揂
12/13R
CLK
R
ADS
R
CNTEN
R
CNTRST
R
Notes:
1. See page 6 for Load Conditions.
2. A
0
鈥揂
12
for 8K; A
0
鈥揂
13
for 16K.
For the most recent information, visit the Cypress web site at www.cypress.com
Cypress Semiconductor Corporation
鈥?3901 North First Street 鈥?San Jose 鈥?CA 95134 鈥?408-943-2600
Document #: 38-06047 Rev. *A
Revised December 27, 2002
next