鈥?/div>
鈥?Counter-Interrupt flags to indicate wrap-around
Counter readback on address lines
Mask register readback on address lines
Interrupt flags for message passing
Master reset for all ports
Width and depth expansion capabilities
Dual Chip Enables on all ports for easy depth expansion
Separate upper-byte and lower-byte controls on all
ports
272-BGA package (27 mm x 27 mm 1.27 mm ball pitch)
Commercial and Industrial temperature ranges
IEEE 1149.1 JTAG boundary scan
BIST (Built In Self Test) controller
Top Level Logic Block Diagram
Port 1 Operation-Control Logic Blocks
[1]
MRST
UB
P1
LB
P1
R/W
P1
OE
P1
CE
0P1
CE
1P1
CLK
P1
Reset
Logic
Port-1
Control
Logic
TMS
TCK
TDI
CLKBIST
BIST
JTAG
Controller
TDO
18
I/O
0P1
- I/O
17P1
CLK
P1
A
0P1
鈥揂
15P1
MKLD
P1
CNTLD
P1
CNTINC
P1
CNTRD
P1
MKRD
P1
CNTRST
P1
INT
P1
CNTINT
P1
16
Port 1
I/O
Port 4 Logic Blocks
[2]
Port 1
Counter/
Mask Reg/
Address
Decode
Port 1
Port 4
RAM
Array
Port 2
Port 3
Port 2 Logic Blocks
[2]
Port 3 Logic Blocks
[2]
Notes:
1. Port 1 Control Logic Block is detailed on page 2.
2. Port 2, Port 3, and Port 4 Logic Blocks are similar to Port 1 Logic Blocks.
For the most recent information, visit the Cypress web site at www.cypress.com
Cypress Semiconductor Corporation
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
CA 95134
鈥?408-943-2600
November 18, 1999
next