鈥?/div>
Synthesizer/Driver Specifications
System frequency synthesizer for Intel Brookdale (845)
and Brookdale G Pentium廬 4 Chipsets
Programmable clock output frequency with less than
1MHz increment
Integrated fail-safe Watchdog timer for system
recovery
Automatically switch to HW-selected or
SW-programmed clock frequency when Watchdog
timer time-out
鈥?Capable of generating system RESET after a Watchdog
timer time-out occurs or a change in output frequency
via SMBus interface
鈥?Support SMBus byte Read/Write and block Read/Write
operations to simplify system BIOS development
鈥?Vendor ID and Revision ID support
鈥?Programmable drive strength support
鈥?Programmable output skew support
鈥?Power management control inputs
鈥?Available in 48-pin SSOP
CPU
脳3
3V66
脳4
PCI
脳9
REF
脳1
48M
脳2
Block Diagram
X1
X2
Pin Configuration
[1]
VDD_REF
REF_2X
XTAL
OSC
PLL 1
PLL Ref Freq
Divider
Network
VDD_CPU
CPU0:2, CPU0:2#,
FS0:4
MULTSEL0
VDD_3V66
3V66_1:3
VDD_3V66
3V66_0/VCH_CLK
VTTPWRGD/PD#
VDD_PCI
PCI_F0:1
PCI0:6
PLL2
VDD_48MHz
48MHz
VDD_REF
X1
X2
GND_REF
^FS0/PCI_F0
^FS1/PCI_F1
VDD_PCI
GND_PCI
PCI0
PCI1
PCI2
PCI3
VDD_PCI
GND_PCI
PCI4
PCI5
PCI6
VDD_3V66
GND_3V66
3V66_1
3V66_2
3V66_3
RST#
VDD_CORE
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
REF_2X/FS2^
CPU0
CPU0#
VDD_CPU
CPU1
CPU1#
GND_CPU
VDD_CPU
CPU2
CPU2#
MULTSEL0
IREF
GND_CPU
48MHz/FS3^
24_48MHz
VDD_48MHz
GND_48MHz
3V66_0/VCH_CLK/FS4^
VDD_3V66
GND_3V66
SCLK
SDATA
VTTPWRGD/PD#*
GND_CORE
~
24_48MHz
2
SSOP-48
Note:
1. Signals marked with 鈥?鈥?and 鈥淾,鈥?respectively, have internal pull-up and
pull-down resistors.
CY28344
SDATA
SCLK
SMBus
Logic
RST#
Cypress Semiconductor Corporation
Document #: 38-07113, Rev. *A
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
CA 95134 鈥?408-943-2600
Revised December 26, 2002
next