音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

CY28325-2 Datasheet

  • CY28325-2

  • Clocks and Buffers

  • 157.23KB

  • 19頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

PRELIMINARY
CY28325-2
FTG for VIA Pentium芒 4 Chipsets
Features
鈥?Spread Spectrum Frequency Timing Generator for VIA
Pentium芒 4 Chipsets
鈥?Programmable clock output frequency with less than
1 MHz increment
鈥?Integrated fail-safe Watchdog Timer for system
recovery
鈥?Automatically switch to hardware-selected or software-
programmed clock frequency when Watchdog Timer
time-out
鈥?Capable of generate system RESET after a Watchdog
Timer time-out occurs or a change in output frequency
via SMBus interface
鈥?Support SMBus Byte Read/Write and Block Read/Write
operations to simplify system BIOS development
鈥?Vendor ID and Revision ID support
鈥?Programmable-drive strength support
鈥?Programmable-output skew support
鈥?Three copies of 66-MHz output
鈥?Power management control inputs
鈥?Available in 48-pin SSOP
CPU
x3
AGP
x3
PCI
x9
REF
x1
APIC
x2
48M
x1
24_48M
x1
Block Diagram
X1
X2
Pin Configuration
[1]
VDD_REF
REF
SSOP-48
XTAL
OSC
PLL 1
PLL Ref Freq
Divider
Network
Stop
Clock
Control
VDD_CPU_CS (2.5V)
CPUT_CS, CPUC_CS
VDD_CPU (3.3V)
CPUT_0, CPUC_0
*(FS0:4)
VTT_PWRGD#
*CPU_STOP#
*MULTSEL1
VDD_APIC
APIC0:1
VDD_AGP
AGP0:2
VDD_PCI
PCI_F
PD#
Stop
Clock
Control
PCI1:8
*PCI_STOP#
PLL2
VDD_48MHz
48MHz
*FS4/REF
VDD_REF
GND_REF
X1
X2
VDD_48MHz
*FS3/48MHz
*FS2/24_48MHz
GND_48MHz
*FS0/PCI_F
*FS1/PCI1
*MULT_SEL1/PCI2
GND_PCI
PCI3
PCI4
VDD_PCI
PCI5
PCI6
PCI7
GND_PCI
PCI8
*PD#
AGP0
VDD_AGP
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
VDD_APIC
GND_APIC
APIC0
APIC1
GND_CPU
VDD_CPU_CS(2.5V)
CPUT_CS_F
CPUC_CS_F
CPUT_0
CPUC_0
VDD_CPU(3.3V)
IREF
GND_CPU
CPUT_1
CPUC_1
VTT_PWRGD#
CPU_STOP#*
PCI_STOP#*
RST#
SDATA
SCLK
AGP2
AGP1
GND_AGP
~
24_48MHz
2
SDATA
SCLK
Note:
1. Pins marked with [*] have internal pull-up resistors. Pins
marked with[^] have internal pull-down resistors.
SMBus
Logic
RST#
Cypress Semiconductor Corporation
Document #: 38-07119 Rev. *A
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
CY28325-2
CA 95134 鈥?408-943-2600
Revised Decemeber 27, 2002

CY28325-2相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Intel CK408 Mobile Clock Synthesizer
    CYPRESS
  • 英文版
    Intel CK408 Mobile Clock Synthesizer
    CYPRESS [C...
  • 英文版
    Spread Spectrum Timing Solution for Serverworks Chipset
    CYPRESS
  • 英文版
    Spread Spectrum Timing Solution for Serverworks Chipset
    CYPRESS [C...
  • 英文版
    Clocks and Buffers
    ETC
  • 英文版
    Clock Generator for Serverworks Grand Champion Chipset Appli...
    CYPRESS
  • 英文版
    Frequency Generator for Intel Integrated Chipset
    CYPRESS
  • 英文版
    Frequency Generator for Intel Integrated Chipset
    CYPRESS [C...
  • 英文版
    Clocks and Buffers
    ETC
  • 英文版
    FTG for VIA PL133T and PLE133T
    CYPRESS
  • 英文版
    Clocks and Buffers
    ETC
  • 英文版
    Clocks and Buffers
  • 英文版
    Clocks and Buffers
    ETC
  • 英文版
    Clocks and Buffers
  • 英文版
    Clocks and Buffers
    ETC
  • 英文版
    FTG for Intel? Pentium? 4 CPU and Chipsets
    CYPRESS
  • 英文版
    FTG for Intel Pentium 4 CPU and Chipsets
    CYPRESS
  • 英文版
    FTG for Intel Pentium 4 CPU and Chipsets
    CYPRESS [C...
  • 英文版
    FTG for VIA PT880 Serial Chipset
    CYPRESS
  • 英文版
    FTG for VIA PT880 Serial Chipset
    CYPRESS [C...

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！