音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

CY28324PVC Datasheet

  • CY28324PVC

  • FTG for Intel Pentium 4 CPU and Chipsets

  • 186.12KB

  • 23頁(yè)

  • CYPRESS

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

PRELIMINARY
CY28324
FTG for Intel
廬
Pentium
廬
4 CPU and Chipsets
Features
鈥?Compatible to Intel
廬
CK-00, CK-Titan & CK-408 Clock
Synthesizer/Driver Specifications
鈥?System frequency synthesizer for Intel 850, Brookdale
(845) and Brookdale - G Pentium
廬
4 Chipsets
鈥?Programmable clock output frequency with less than 1
MHz increment
鈥?Integrated fail-safe Watchdog Timer for system
recovery
鈥?Automatically switch to HW selected or SW
programmed clock frequency when Watchdog Timer
time-out
鈥?Capable of generating system RESET after a Watchdog
Timer time-out occurs or a change in output frequency
via SMBus interface
鈥?Support SMBus byte read/write and block read/write
operations to simplify system BIOS development
鈥?Vendor ID and Revision ID support
鈥?Programmable drive strength support
鈥?Programmable output skew support
鈥?Power management control inputs
鈥?Available in 48-pin SSOP
CPU
x2
3V66
x4
PCI
x 10
REF
x2
48M
x1
24_48M
x1
Block Diagram
X1
X2
Pin Configuration
VDD_REF
REF0:1
XTAL
OSC
PLL 1
SSOP-48
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
REF0/MULTSEL0*
GND_REF
VDD_MREF
3VMREF/CPU_STP#*
3VMREF#/PCI_STP#*
GND_MREF
PWR_DWN#
CPU0
CPU0#
VDD_CPU
CPU1
CPU1#
GND_CPU
IREF
VDD_CORE
GND_CORE
VDD_3V66
3V66_0
3V66_1
GND_3V66
3V66_2
3V66_3
SCLK
SDATA
PLL Ref Freq
Divider
Network
Stop
Clock
Control
*FS0:4
VTT_PWRGD#
*CPU_STP#
*MULTSEL0:1
PWR_DWN#
Stop
Clock
Control
*PCI_STP#
*MULTSEL1/REF1
VDD_REF
X1
X2
GND_PCI
*FS2/PCI_F0
*FS3/PCI_F1
VDD_MREF
3VMREF, 3VMREF#
*MODE/PCI_F2
VDD_PCI
VDD_3V66
*FS4/PCI0
3V66_0:3
PCI1
PCI2
GND_PCI
VDD_PCI
PCI3
PCI_F0:2
PCI4
PCI0:6
PCI5
PCI6
VDD_PCI
VTT_PWRGD#
RST#
GND_48MHz
*FS0/48MHz
*FS1/24_48MHz
VDD_48MHz
VDD_48MHz
VDD_CPU
CPU0:1, CPU0:1#
48MHz
~
CY28324
PLL2
24_48MHz
2
Note:
1. Signals marked with 鈥?鈥?have internal pull-up resistor.
SDATA
SCLK
SMBus
Logic
RST#
Intel and Pentium are registered trademarks of Intel Corporation.
Cypress Semiconductor Corporation
Document #: 38-07002 Rev. *A
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
CA 95134 鈥?408-943-2600
Revised November 14, 2001

CY28324PVC相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    Intel CK408 Mobile Clock Synthesizer
    CYPRESS
  • 英文版
    Intel CK408 Mobile Clock Synthesizer
    CYPRESS [C...
  • 英文版
    Spread Spectrum Timing Solution for Serverworks Chipset
    CYPRESS
  • 英文版
    Spread Spectrum Timing Solution for Serverworks Chipset
    CYPRESS [C...
  • 英文版
    Clocks and Buffers
    ETC
  • 英文版
    Clock Generator for Serverworks Grand Champion Chipset Appli...
    CYPRESS
  • 英文版
    Frequency Generator for Intel Integrated Chipset
    CYPRESS
  • 英文版
    Frequency Generator for Intel Integrated Chipset
    CYPRESS [C...
  • 英文版
    Clocks and Buffers
    ETC
  • 英文版
    FTG for VIA PL133T and PLE133T
    CYPRESS
  • 英文版
    Clocks and Buffers
    ETC
  • 英文版
    Clocks and Buffers
  • 英文版
    Clocks and Buffers
    ETC
  • 英文版
    Clocks and Buffers
  • 英文版
    Clocks and Buffers
    ETC
  • 英文版
    FTG for Intel? Pentium? 4 CPU and Chipsets
    CYPRESS
  • 英文版
    FTG for Intel Pentium 4 CPU and Chipsets
    CYPRESS
  • 英文版
    FTG for Intel Pentium 4 CPU and Chipsets
    CYPRESS [C...
  • 英文版
    FTG for VIA PT880 Serial Chipset
    CYPRESS
  • 英文版
    FTG for VIA PT880 Serial Chipset
    CYPRESS [C...

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！