5
Advance Information
CY26126
Dual Output 125-MHz
Clock Generator
Features
鈥?Integrated phase-locked loop
鈥?Low skew, low jitter, high accuracy outputs
鈥?3.3V Operation
Part Number
CY26126
Outputs
2
Input Frequency Range
25 MHz
Output Frequencies
2 copies of 125 MHz (3.3V)
Benefits
Highest-performance PLL tailored for multimedia applications
Meets critical timing requirements in complex system designs
Logic Block Diagram
25 XIN
XOUT
P Comp
OSC.
Q
VCO
P
OUTPUT
MULTIPLEXER
AND
DIVIDERS
125 MHz
125 MHz
PLL
OE
VDD
VSS
Pin Configurations
CY26126
8-pin SOIC
XIN
VDD
OE
VSS
1
2
3
4
8
7
6
5
XOUT
CLKB
CLKA
VSS
Cypress Semiconductor Corporation
Document #: 38-07351 Rev. *A
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
CA 95134 鈥?408-943-2600
Revised December 14, 2002
next