音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

CY25200ZXC Datasheet

  • CY25200ZXC

  • Programmable Spread Spectrum Clock Generator for EMI Reducti...

  • 11頁(yè)

  • CYPRESS

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

CY25200
Programmable Spread Spectrum
Clock Generator for EMI Reduction
Features
鈥?Wide operating output (SSCLK) frequency range
鈥?3鈥?00 MHz
鈥?Programmable spread spectrum with nominal 31.5-kHz
modulation frequency.
鈥?Center spread: 鹵0.25% to 鹵2.5%
鈥?Down spread: 鈥?.5% to 鈥?.0%
鈥?Input frequency range:
鈥?External crystal: 8鈥?0 MHz fundamental crystals
鈥?External reference: 8鈥?66 MHz Clock
鈥?Integrated phase-locked loop (PLL)
鈥?Programmable crystal load capacitor tuning array
鈥?Low cycle-to-cycle Jitter
鈥?3.3V operation with 2.5V output clock drive option
鈥?Spread spectrum On/Off function
鈥?Power-down or Output Enable function
鈥?Output frequency select option
Benefits
鈥?Suitable for most PC peripherals, networking, and consum-
er applications.
鈥?Provides wide range of spread percentages for maximum
EMI reduction, to meet regulatory agency Electro Magnetic
Compliance (EMC) requirements. Reduces development
and manufacturing costs and time-to-market.
鈥?Eliminates the need for expensive and difficult to use higher
order crystals.
鈥?Internal PLL generates up to 200 MHz outputs, and can
generate custom frequencies from an external crystal or a
driven source.
鈥?Enables fine-tuning of output clock frequency by adjusting
C
Load
of the crystal. Eliminates the need for external C
Load
capacitors.
鈥?Application compatibility in standard and low-power sys-
tems.
鈥?Provides ability to enable or disable spread spectrum with
an external pin.
鈥?Enables low-power state or output clocks to High-Z state.
Logic Block Diagram
7
Divider
Bank 1
Output
Select
Matrix
VCO
P
Divider
Bank 2
SSCLK1
8
SSCLK2
9
SSCLK3
XIN/CLKIN 1
XOUT
16
C
XOUT
OSC.
C
XIN
Q
桅
12
SSCLK4
PLL
14
SSCLK5/REFOUT/CP2
15
SSCLK6/REFOUT/CP3
2
3
AVDD
5
AVSS
13
VSS
11
VDDL
6
VSSL
4
CP0
10
CP1
Pin Configuration
VDD
XIN
VDD
AVDD
CP0
AVSS
VSSL
SSCLK1
SSCLK2
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
XOUT
SSCLK6
/REFOUT/CP3
SSCLK5
/REFOUT/CP2
VSS
SSCLK4
VDDL
CP1
SSCLK3
Cypress Semiconductor Corporation
Document #: 38-07633 Rev. *A
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
,
CA 95134
鈥?/div>
408-943-2600
Revised April 22, 2004

CY25200ZXC相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    Stepper System Controller
    ETC
  • 英文版
    Stepper System Controller
    ETC [ETC]
  • 英文版
    Spread Aware, Ten/Eleven Output Zero Delay Buffer
    CYPRESS
  • 英文版
    Spread Aware, Ten/Eleven Output Zero Delay Buffer
    CYPRESS [C...
  • 英文版
    Spread Aware, Ten/Eleven Output Zero Delay Buffer
    CYPRESS
  • 英文版
    Spread Aware, Ten/Eleven Output Zero Delay Buffer
    CYPRESS [C...
  • 英文版
    Quad PLL Programmable Clock Generator with Spread Spectrum
    CYPRESS [C...
  • 英文版
    Quad PLL Programmable Spread Spectrum Clock Generator with S...
    CYPRESS [C...
  • 英文版
    Quad PLL Programmable Clock Generator with Spread Spectrum
    CYPRESS [C...
  • 英文版
    Quad PLL Programmable Spread Spectrum Clock Generator with S...
    CYPRESS [C...
  • 英文版
    Clocks and Buffers
    ETC
  • 英文版
    Spread Aware, Ten/Eleven Output Zero Delay Buffer
    CYPRESS
  • 英文版
    Field- and Factory-Programmable Spread Spectrum Clock Genera...
    CYPRESS
  • 英文版
    Field- and Factory-Programmable Spread Spectrum Clock Genera...
    CYPRESS [C...
  • 英文版
    Programmable Spread Spectrum Clock Generator for EMI Reducti...
    CYPRESS
  • 英文版
    Programmable Spread Spectrum Clock Generator for EMI Reducti...
    CYPRESS [C...
  • 英文版
    Clocks and Buffers
    ETC
  • 英文版
    Frequency-multiplying, Peak-reducing EMI Solution
    CYPRESS
  • 英文版
    Two PLL Programmable Clock Generator with Spread Spectrum
    CYPRESS [C...
  • 英文版
    Three PLL Programmable Clock Generator with Spread Spectrum
    CYPRESS [C...

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！