MediaClock鈩?/div>
Set-top Box Clock Generator with VCXO
Features
鈥?Integrated phase-locked loop (PLL)
鈥?Low-jitter, high-accuracy outputs
鈥?VCXO with analog adjust
鈥?3.3V Operation
鈥?8-pin SOIC
Part Number
CY24712
Outputs
3
Input Frequency Range
27-MHz pullable crystal input
per Cypress specification
Benefits
High-performance PLL tailored for Set Top Box applications
Meets critical timing requirements in complex system designs
Large 鹵150-ppm range, better linearity
Meet industry standard voltage platforms
Industry standard packaging saves on board space
Output Frequencies
11.0592 MHz, 13.5 MHz, 27 MHz
Logic Block Diagram
CLK_C 27 MHz
27 XIN
XOUT
OSC
Q
桅
VCO
P
OUTPUT
DIVIDERS
CLK_A 11.0592 MHz
VCXO
PLL
/2
CLK_B 13.5 MHz
VDD
VSS
Pin Configuration
CY24712
8-pin SOIC
XIN
VDD
VCXO
VSS
1
2
3
4
8
7
6
5
XOUT
CLK_C
CLK_A
CLK_B
Cypress Semiconductor Corporation
Document #: 38-07319 Rev. *B
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
CA 95134 鈥?408-943-2600
Revised December 14, 2002
next