鈥?/div>
Integrated phase-locked loop (PLL)
Low-jitter, high-accuracy outputs
VCXO with analog adjust
3.3V operation
Benefits
鈥?Highest-performance PLL tailored for multimedia applica-
tions
鈥?Meets critical timing requirements in complex system
designs
鈥?Application compatibility for a wide variety of designs
Frequency Table
Part Number Outputs
CY241V08-11
1
Input Frequency Range
Output
Frequencies
VCXO Control
Curve
Other Features
Pinout compatible with CY2411
13.5-MHz pullable crystal input One copy of 27 MHz linear
per Cypress specification
Block Diagram
13.5 XIN
OSC
XOUT
PLL
OUTPUT
DIVIDER
54MHz
VCXO
VDD
VSS
Pin Configuration
CY241V08-11
8-pin SOIC
XIN
VDD
VCXO
VSS
1
2
3
4
8
7
6
5
XOUT
VSS
54MHz
VDD
Cypress Semiconductor Corporation
Document #: 38-07571 Rev. **
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
,
CA 95134
鈥?/div>
408-943-2600
Revised September 8, 2003
next