音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

CY23FP12OXC Datasheet

  • CY23FP12OXC

  • 200-MHz Field Programmable Zero Delay Buffer

  • 10頁

  • CYPRESS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

CY23FP12
200-MHz Field Programmable Zero Delay Buffer
Features
鈥?Fully field-programmable
鈥?Input and output dividers
鈥?Inverting/noninverting outputs
鈥?Phase-locked loop (PLL) or fanout buffer configu-
ration
鈥?10-MHz to 200-MHz operating range
鈥?Split 2.5V or 3.3V outputs
鈥?Two LVCMOS reference inputs
鈥?Twelve low-skew outputs
鈥?/div>
35ps typ. output-to-output skew (same freq)
鈥?110 ps typ. cycle-cycle jitter (same freq)
鈥?Three-stateable outputs
鈥?< 50-碌A(chǔ) shutdown current
鈥?Spread Aware錚?/div>
鈥?28-pin SSOP
鈥?3.3V operation
鈥?Industrial temperature available
Functional Description
The CY23FP12 is a high-performance fully field-program-
mable 200 MHz zero delay buffer designed for high speed
clock distribution. The integrated PLL is designed for low jitter
and optimized for noise rejection. These parameters are
critical for reference clock distribution in systems using
high-performance ASICs and microprocessors.
The CY23FP12 is fully programmable via volume or prototype
programmers enabling the user to define an appli-
cation-specific Zero Delay Buffer with customized input and
output dividers, feedback topology (internal/external), output
inversions, and output drive strengths. For additional flexibility,
the user can mix and match multiple functions, listed in
Table 2,
and assign a particular function set to any one of the
four possible S1-S2 control bit combinations. This feature
allows for the implementation of four distinct personalities,
selectable with S1-S2 bits, on a single programmed silicon.
The CY23FP12 also features a proprietary auto-power-down
circuit that shuts down the device in case of a REF failure,
resulting in less than 50
碌A(chǔ)
of current draw.
The CY23FP12 provides twelve outputs grouped in two banks
with separate power supply pins which can be connected
independently to either a 2.5V or a 3.3V rail.
Selectable reference input is a fault tolerance feature which
allows for glitch-free switch over to secondary clock source
when REFSEL is asserted/deasserted.
Block Diagram
VDDC
VDDA
CLKA0
Lock Detect
Pin Configuration
SSOP
Top View
REF2
REF1
CLKB0
CLKB1
V
SSB
CLKB2
CLKB3
V
DDB
V
SSB
CLKB4
CLKB5
V
DDB
V
DDC
S2
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
CLKA1
CLKA2
CLKA3
REFSEL
FBK
CLKA0
CLKA1
V
SSA
CLKA2
CLKA3
V
DDA
V
SSA
CLKA4
CLKA5
V
DDA
V
SSC
S1
REFSEL
REF1
REF2
FBK
梅
M
梅
N
100 to
400MHz
PLL
梅
1
梅
2
梅
3
梅
4
梅
X
CLKA4
CLKA5
VSSA
VDDB
CLKB0
CLKB1
CLKB2
CLKB3
Test Logic
S[2:1]
VSSC
Function
Selection
CLKB4
CLKB5
VSSB
Cypress Semiconductor Corporation
Document #: 38-07246 Rev. *E
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
,
CA 95134
鈥?/div>
408-943-2600
Revised December 13, 2004

CY23FP12OXC 產(chǎn)品屬性

  • CY23FP12

  • 47

  • 集成電路 (IC)

  • 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器

  • -

  • 扇出緩沖器（分配），零延遲緩沖

  • 是

  • LVCMOS，LVTTL

  • LVCMOS

  • 1

  • 2:12

  • 無/無

  • 200MHz

  • 是/無

  • 2.5V, 3.3V

  • 0°C ~ 70°C

  • 表面貼裝

  • 28-SSOP（0.209"，5.30mm 寬）

  • 28-SSOP

  • 管件

  • CY3692-ND - SOCKET ADAPTER FOR CY23FP12428-1918-ND - KIT DEV FTG PROGRAMMING KIT

  • 428-2214-5CY23FP12OXC-ND

CY23FP12OXC相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    Stepper System Controller
    ETC
  • 英文版
    Stepper System Controller
    ETC [ETC]
  • 英文版
    Stepper System Controller
    ETC
  • 英文版
    Stepper System Controller
    ETC [ETC]
  • 英文版
    Phase-Aligned Clock Multiplier
    CYPRESS
  • 英文版
    Phase-Aligned Clock Multiplier
    CYPRESS [C...
  • 英文版
    Frequency Multiplier and Zero Delay Buffer
    CYPRESS
  • 英文版
    Frequency Multiplier and Zero Delay Buffer
    CYPRESS [C...
  • 英文版
    Clocks and Buffers
    ETC
  • 英文版
    Phase-Aligned Clock Multiplier
    CYPRESS
  • 英文版
    3.3V Zero Delay Buffer
    CYPRESS
  • 英文版
    3.3V Zero Delay Buffer
    CYPRESS [C...
  • 英文版
    CY2305 and CY2309 as PCI and SDRAM Buffers
    CYPRESS
  • 英文版
    LOW-COST 3.3V ZERO DELAY BUFFER
    CYPRESS [C...
  • 英文版
    CY2305 and CY2309 as PCI and SDRAM Buffers
    CYPRESS [C...
  • 英文版
    3.3V Zero Delay Buffer
    CYPRESS
  • 英文版
    3.3V Zero Delay Buffer
    CYPRESS [C...
  • 英文版
    CY2305 and CY2309 as PCI and SDRAM Buffers
    CYPRESS
  • 英文版
    LOW-COST 3.3V ZERO DELAY BUFFER
    CYPRESS [C...
  • 英文版
    CY2305 and CY2309 as PCI and SDRAM Buffers
    CYPRESS [C...

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！