鈥?/div>
Inverted output
Structure
CMOS-CCD
mW
mW
V
DD
8
VCO OUT
7
VCO IN
6
CLK
5
PLL
Auto-bias circuit
Timing circuit
Bias circuit
CCD
(848 bit)
Output circuit
(S/H 1 bit)
Clock driver
Bias circuit A
Bias circuit B
1
IN
2
AB
3
OUT
4
V
SS
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
next