鈥?/div>
Clock driver
Auto-bias circuit
Sync tip clamp circuit
Sample and hold circuit
Tripling PLL circuit
Inverted output
V
擄C
擄C
mW
mW
Structure
CMOS-CCD
8
7
6
5
PLL
Auto-bias circuit
Timing circuit
CCD
(680bit)
Output circuit
(S/H 1 bit)
Clamp circuit
Clock driver
Bias circuit A
Bias circuit B
1
IN
2
AB
3
OUT
4
V
SS
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
next