鈥?/div>
Input clock waveform sine wave
Input Signal Amplitude
V
SIG
571mVp-p (Max.) (at internal clamp condition)
PC OUT
Blook Diagram and Pin Configuration
(Top View)
VCO IN
V
DD
V
SS
AB
CLK
16
15
14
13
V
SS
12
11
10
Auto-bias circuit
PLL
Driver
Timing circuit
Clamp circuit
CCD
(1816bit)
906bit
Output circuit
(S/H 1bit)
1816bit
Output circuit
(S/H 1bit)
Bias circuit
1
2
3
4
5
6
7
IN
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
鈥?鈥?/div>
V
SS
(VCO OUT)
VG1
VG2
OUT1 (1H)
V
SS
OUT2 (2H)
V
SS
V
DD
9
8
E91401B7X-PS
next